

# SRAM DATA BOOK

2805 East Columbia Road  
Boise, Idaho 83706  
Telephone: (208) 368-3900  
FAX: (208) 368-4431  
Customer Comment Line: (800) 932-4992

©1991, Micron Technology, Inc.  
Printed in the U.S.A.

Micron Technology, Inc., reserves the right to change products or specifications without notice.

---

**ABOUT THE COVER:**

Front — Clockwise from left, 1) Micron's Cache Data SRAM wafer; 2) Micron team members build quality into every Micron wafer at our Boise, Idaho, facilities; 3) a SEM photograph of the SRAM lithography process; and 4) Micron's packaged SRAMs in SOJ, PQFP and SOIC packages.

Back — Micron's Boise, Idaho, headquarters.

---

## IMPORTANT NOTICE

Micron Technology, Inc., reserves the right to change products or specifications without notice. Customers are advised to obtain the latest versions of product specifications, which should be considered in evaluating a product's appropriateness for a particular use. There is no assurance that Micron's semiconductors are appropriate for any application by a customer.

MICRON TECHNOLOGY, INC., MAKES NO WARRANTIES EXPRESSED OR IMPLIED OTHER THAN COMPLIANCE WITH MICRON'S SPECIFICATION SHEET FOR THE COMPONENT AT THE TIME OF DELIVERY. ANY CLAIM AGAINST MICRON MUST BE MADE WITHIN NINETY (90) DAYS FROM THE DATE OF SHIPMENT FROM MICRON, AND MICRON HAS NO LIABILITY THEREAFTER. ANY MICRON LIABILITY IS LIMITED TO REPLACEMENT OF DEFECTIVE ITEMS OR RETURN OF AMOUNTS PAID FOR DEFECTIVE ITEMS (AT THE BUYER'S ELECTION).

MICRON'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF MICRON TECHNOLOGY, INC. AS USED HEREIN:

A. LIFE SUPPORT DEVICES OR SYSTEMS ARE DEVICES OR SYSTEMS WHICH (1) ARE INTENDED FOR SURGICAL IMPLANT INTO THE BODY, OR (2) SUPPORT OR SUSTAIN LIFE AND WHOSE FAILURE TO PERFORM WHEN PROPERLY USED IN ACCORDANCE WITH INSTRUCTIONS FOR USE PROVIDED IN THE LABELING CAN BE REASONABLY EXPECTED TO RESULT IN A SIGNIFICANT INJURY TO THE USER.

B. CRITICAL COMPONENT IS ANY COMPONENT OF A LIFE SUPPORT DEVICE OR SYSTEM WHOSE FAILURE TO PERFORM CAN BE REASONABLY EXPECTED TO CAUSE THE FAILURE OF THE LIFE SUPPORT DEVICE OR SYSTEM OR TO AFFECT ITS SAFETY OR EFFECTIVENESS.

## ADVANTAGES

Quality, productivity and innovation unite at Micron. Because of our emphasis on quality, we have created hundreds of reliable, high-performance memory products. Our products feature some of the industry's fastest speeds and smallest die sizes, delivered when you need them, and reliable beyond your expectations. And, because we produce our products in a centralized location, we can offer unparalleled flexibility and project control.

## COMPONENT INTEGRATED CIRCUITS

Micron Technology entered the memory market 14 years ago to manufacture dynamic random access memory (DRAM). From there, we developed high-performance fast static RAM (SRAM), multiport DRAM (VRAM and Triple Port DRAM), and a variety other memory products.

As we bring progressive memory solutions to our customers, we enjoy recognition for our achievements. Micron's Triple Port DRAM was the first IC ever to incorporate a second, independent serial access port, allowing unparalleled flexibility in data manipulation. In 1990, Micron's Triple Port received the 1990 "Product of the Year" award from *Electronic Products* magazine.

## SPECIALTY MEMORY PRODUCTS

Beyond our standard component memory, Micron is introducing many revolutionary products that we expect will follow the Triple Port's tradition. From FIFOs to processors, Micron continues to forge ahead into new and exciting frontiers.

We are pleased to be first to market with our compact, easy-to-install IC DRAM Card. Ideal for laptop, notebook and other portable systems, Micron's IC DRAM Card offers both high density and low power within JEDEC and JEIDA specifications.

## MILITARY CERTIFIED PRODUCTS

As one of the few manufacturers of military-grade memory in North America, Micron is proud to provide a documented source inspection from wafer start to finished product. We've earned recognition from U.S. and European space agencies as well as Joint Army/Navy

certification for both our NMOS and CMOS process technologies.

## DIE SALES

In addition to our durable ceramic packaging, Micron also provides memory devices in bare die form. These are increasingly in demand for commercial and military use in highly specialized applications. Micron's bare dice are available in 6" wafers and wafflepacks.

## OEM SYSTEM-LEVEL PRODUCTS

For total project management, Micron offers added value services. These include both standard contract manufacturing of system-level products from any single phase — design, assembly, customer kitted assembly, comprehensive quality testing or shipping — and complete turnkey services covering all phases of production. Our component and system-level manufacturing facilities are centrally located in Boise, Idaho, so any reliable component products you may need for your board are readily available.

## QUALITY

Without a doubt, the most important thing we provide goes out to every Micron customer with every Micron product — quality. That's because we believe that quality must be internalized at every level of our company. We're committed to our employees as well as our customers. We provide every Micron team member with the tools, confidence and motivation they need to make Micron's quality philosophy a reality.

One way we have measurably improved both productivity and product quality is through our quality improvement teams. These groups of Micron team members get together to address a wide range of issues within their areas. We've also implemented statistical process controls to evaluate every facet of the memory design, fabrication, assembly and shipping process. And our AMBYX™ intelligent burn-in and test system\* gives Micron the ultimate edge in product reliability.

\*For more information on Micron's AMBYX™, see Section 7.

Micron Technology, Inc., is dedicated to the design, manufacture and marketing of high quality, highly reliable memory integrated circuits. Our corporate mission is:

*"To be a world class team  
developing advantages for our customers"*

At Micron, we are investing time, talent and resources to bring you the finest DRAMs, SRAMs, VRAMs and other specialty memory products. We have developed a unique intelligent burn-in system, the AMBYX™, that evaluates and reports the quality level of each and every component we produce.

We are dedicated to continuous improvement of all our products and services. This means continual reduction of electrical and mechanical defect levels. It also means the addition of new services such as "just-in-time" delivery and electronic data interchange programs. And, when you have a design or application question, you can get the answers you need from the source — one of Micron's applications engineers.

We're proud of our products, our progress and our performance. And we're pleased that you're choosing Micron as your memory supplier.

The Micron Team

## ABOUT THIS BOOK

### CONTENT

The 1992 *SRAM Data Book* from Micron Technology provides complete specifications on all standard SRAMs and SRAM modules as well as specialty and derivative products based on our SRAM production process.

The SRAM Data Book is one of three product data books Micron publishes. Its two companion volumes include our *DRAM Data Book* (to be released in February /March 1992) and *Military Data Book* (currently available).\*

### SECTION ORGANIZATION

Micron's 1992 *SRAM Data Book* contains a detailed Table of Contents with sequential and numerical indexes of products as well as a complete product selection guide. The Data Book is organized into nine sections:

- **Sections 1–5:** Individual product families. Contains a product selection guide followed by data sheets.
- **Section 6:** Application information.
- **Section 7:** Summary of Micron's unique quality and reliability programs and testing operation, including our AMBYX™ intelligent burn-in and test system.\*\*
- **Section 8:** Packaging information.
- **Section 9:** Product ordering information, including a list of sales representatives and distributors worldwide.

### DATA SHEET SEQUENCE

Data sheets in this book are ordered by width first and depth second. For example, the SRAM section begins with the 16K x 1 SRAM followed by 64K x 1 and all other x1 configurations in order of ascending depth. Next come the x4 products, followed by x8, etc., as applicable to the specific product family.

### DATA SHEET DESIGNATIONS

As detailed below, each Micron product data sheet is classified as either **Advance**, **Preliminary** or **Final**. In addition, new product data sheets that are new additions to this data book are designated with a "New" in the tab area of the front page.

### SURVEY

We have included a removable, postage-paid survey form in the front of this book. Your time in completing and returning this survey will enhance our efforts to continually improve our product literature.

For more information on Micron product literature, or to order additional copies of this publication, contact:

Micron Technology, Inc.  
 2805 East Columbia Road  
 Boise, ID 83706  
 Phone: (208) 368-3900  
 FAX: (208) 368-4431  
 Customer Comment Line: (800) 932-4992

## DATA SHEET DESIGNATORS

DATA SHEET MARKING	DEFINITION
"Advance"	This data sheet contains initial descriptions of products still under development.
"Preliminary"	This data sheet contains initial characterization limits that are subject to change upon full characterization of production devices.
No Marking (Final)	This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.
"New"	This data sheet (which may be either Advance, Preliminary or Final) is a new addition to the Data Book.


\* For complete information on Micron's Military Products, send for our *Military Data Book* by calling Micron Technology, Inc.

\*\* Micron's *Quality/Reliability Handbook* is available by calling the number listed above.

**COMPONENT PRODUCT NUMBERING SYSTEM**


Format = AA BB CC DDDD EE FFF-GG HH HH\*

PRODUCT FAMILY		DEVICE NUMBER (NUMBER CAN BE MODIFIED TO INDICATE VARIATIONS)	OPTIONS (LISTED IN HIERARCHY IN CASE OF MULTIPLE OPTIONS)
DRAM	= 4	DRAM = Width, Density	Interim (Errata) Version = I
DPDRAM	= 42	DPDRAM = Width, Density	Low Power, Extended Refresh DRAM
TPDRAM	= 43	TPDRAM = Width, Density	and Low Power SRAM = L
DRAM FIFO	= 46	DRAM FIFO = Width, Density	JEDEC Test Mode (4 Meg DRAM) = J
SRAM	= 5	SRAM = Total Bits, Width	3.3V = V
FIFO	= 52	LATCHED SRAM = Total Bits, Width	3.3V, Low Power, Extended Refresh = H
CACHE/LATCHED SRAM	= 56	CACHE SRAM = Density, Width	2K Refresh (16 Meg DRAM) = R
SYNCHRONOUS SRAM	= 58	FIFO = Width, Density	Self & Extended Refresh, Low Power = S
		SYNCH. SRAM = Density, Width	



**MODULE PRODUCT NUMBERING SYSTEM**

Format = AA BB C DDD EE-FF GG\*



\* Multiple processing codes are separated by a space.  
Listed in hierarchy in case of multiple options.

## STATIC RAMS

## PAGE

MT5C1601 .....	16K x 1	$\overline{CE}$ only .....	1-1
MT5C6401 .....	64K x 1	$\overline{CE}$ only .....	1-9
MT5C2561 .....	256K x 1	$\overline{CE}$ only .....	1-17
MT5C1001 .....	1 Meg x 1	$\overline{CE}$ only .....	1-25
MT5C1604 .....	4K x 4	$\overline{CE}$ only .....	1-33
MT5C1605 .....	4K x 4	$\overline{CE}$ & $\overline{OE}$ .....	1-41
MT5C1606 .....	4K x 4	SI/O, OT .....	1-49
MT5C1607 .....	4K x 4	SI/O, HZ .....	1-49
MT5C6404 .....	16K x 4	$\overline{CE}$ only .....	1-57
MT5C6405 .....	16K x 4	$\overline{CE}$ & $\overline{OE}$ .....	1-65
MT5C6406 .....	16K x 4	SI/O, $\overline{CE1}$ , $\overline{CE2}$ , $\overline{OE}$ & OT .....	1-73
MT5C6407 .....	16K x 4	SI/O, HZ .....	1-73
MT5C2564 .....	64K x 4	$\overline{CE}$ only .....	1-81
MT5C2565 .....	64K x 4	$\overline{CE}$ & $\overline{OE}$ .....	1-89
MT5C1005 .....	256K x 4	$\overline{CE}$ & $\overline{OE}$ .....	1-97
MT5C4005 .....	1 Meg x 4	$\overline{CE}$ & $\overline{OE}$ .....	1-105
MT5C4105 .....	1 Meg x 4	$\overline{CE}$ & $\overline{OE}$ .....	1-107
MT5C1608 .....	2K x 8	$\overline{CE}$ & $\overline{OE}$ .....	1-109
MT5C6408 .....	8K x 8	$\overline{CE1}$ , $\overline{CE2}$ & $\overline{OE}$ .....	1-117
MT5C2568 .....	32K x 8	$\overline{CE}$ & $\overline{OE}$ .....	1-125
MT5C1008 .....	128K x 8	$\overline{CE1}$ , $\overline{CE2}$ & $\overline{OE}$ .....	1-133
MT5C1009 .....	128K x 8	$\overline{CE}$ & $\overline{OE}$ .....	1-141
MT5C4008 .....	512K x 8	$\overline{CE}$ & $\overline{OE}$ .....	1-149
MT5C4108 .....	512K x 8	$\overline{CE}$ & $\overline{OE}$ .....	1-151
MT5C2889 .....	32K x 9	$\overline{CE1}$ , $\overline{CE2}$ & $\overline{OE}$ .....	1-153
MT5C1189 .....	128K x 9	$\overline{CE}$ & $\overline{OE}$ .....	1-161
MT5C4116 .....	256K x 16	$\overline{CE}$ & $\overline{OE}$ .....	1-169
IT/AT/XT SPECIFICATIONS .....			1-171

$\overline{CE}$  ..... CHIP ENABLE  
 $\overline{OE}$  ..... OUTPUT ENABLE  
 OT ..... OUTPUTS TRACK INPUTS DURING WRITE

SI/O ..... SEPARATE DATA INPUTS AND OUTPUTS  
 HZ ..... HIGH IMPEDANCE OUTPUTS DURING WRITE

**SYNCHRONOUS SRAMS**

**PAGE**

MT58C1289 .....	128K x 9	SR, STW, DSCE, $\overline{SWE}$ , $\overline{OE}$ .....	2-1
MT58C1616 .....	16K x 16	SR, STW, DSCE, $\overline{OE}$ , BW .....	2-11
MT58C1618 .....	16K x 18	SR, STW, DSCE, $\overline{OE}$ , BW .....	2-21
SR .....	SYNCHRONOUS READS	STW .....	SELF-TIMED WRITES
DSCE .....	DUAL SYNCHRONOUS CHIP ENABLE	SWE .....	SYNCHRONOUS WRITE ENABLE
BW .....	BYTE WRITE		

**SRAM MODULES**

MT4S1288 .....	128K x 8	$\overline{CE}$ & $\overline{OE}$ .....	3-1
MT2S3216 .....	32K x 16	$\overline{CE}$ & $\overline{OE}$ .....	3-9
MT4S6416 .....	64K x 16	$\overline{CE}$ & $\overline{OE}$ .....	3-17
MT8S1632 .....	16K x 32	$\overline{CE}$ & $\overline{OE}$ .....	3-25
MT8S6432 .....	64K x 32	$\overline{CE}$ & $\overline{OE}$ .....	3-33
MT4S12832 .....	128K x 32	$\overline{CE}$ & $\overline{OE}$ .....	3-41
MT8S25632 .....	256K x 32	$\overline{CE}$ & $\overline{OE}$ .....	3-49
CE .....	CHIP ENABLE	OE .....	OUTPUT ENABLE

**CACHE DATA/LATCHED SRAMS**

MT56C0816 .....	Dual 4K x 16 or Single 8K x 16	A0-A11 Latch, BS, $\overline{CE}$ & $\overline{OE}$ .....	4-1
MT56C3816 .....	Dual 4K x 16 or Single 8K x 16	A0-A12 Latch, BS, $\overline{CE}$ & $\overline{OE}$ .....	4-13
MT5C2516 .....	16K x 16	LA/Data, BW, DCE, $\overline{CE}$ & $\overline{OE}$ .....	4-25
MT56C0818 .....	Dual 4K x 18 or Single 8K x 18	A0-A11 Latch, BS, $\overline{CE}$ & $\overline{OE}$ .....	4-39
MT56C2818 .....	Dual 4K x 18 or Single 8K x 18	80486/80485 Specific, BS, $\overline{SWE}$ , $\overline{CE}$ , $\overline{OE}$ .....	4-51
MT56C3818 .....	Dual 4K x 18 or Single 8K x 18	A0-A12 Latch, BS, $\overline{CE}$ & $\overline{OE}$ .....	4-61
MT5C2818 .....	16K x 18	LA/Data, BW, DCE, $\overline{CE}$ & $\overline{OE}$ .....	4-73
CE .....	CHIP ENABLE	DCE .....	DUAL CHIP ENABLE
OE .....	OUTPUT ENABLE	SWE .....	SYNCHRONOUS WRITE ENABLE
BW .....	BYTE WRITE	BS .....	BYTE SELECT
LA/Data .....	LATCHED ADDRESS AND DATA		

**FIFO (FIRST-IN FIRST-OUT) MEMORIES** **PAGE**

MT52C9005 .....	512 x 9	E .....	5-1
MT52C9007 .....	512 x 9	PF, E .....	5-13
MT52C9010 .....	1K x 9	E .....	5-29
MT52C9012 .....	1K x 9	PF, E .....	5-41
MT52C9020 .....	2K x 9	E .....	5-57
MT52C9022 .....	2K x 9	PF, E .....	5-69

E ..... EXPANDABLE DEPTH AND WIDTH      PF ..... PROGRAMMABLE FLAG

**APPLICATION/TECHNICAL INFORMATION**

TN-00-01 .....	Moisture Absorption in Plastic Packages .....	6-1
TN-00-02 .....	Micron Tape and Reel Procedures .....	6-3
TN-05-02 .....	SRAM Bus Contention Design Considerations .....	6-9
TN-05-03 .....	SRAM Capacitive Loading .....	6-13
TN-05-06 .....	1 Meg Fast SRAM Typical Operating Curves .....	6-15
TN-05-07 .....	256K Fast SRAM Typical Operating Curves .....	6-17
TN-05-08 .....	64K Fast SRAM Typical Operating Curves .....	6-19
TN-05-12 .....	128K x 8 SRAM Chip Enable Options .....	6-21
AN-56-01 .....	MT56C0816 Cache Data SRAM Family .....	6-23

**PRODUCT RELIABILITY**

Product Reliability .....	7-1
Process Flow Chart .....	7-12

**PACKAGE INFORMATION**

Index .....	8-1
Package Drawings .....	8-3

**SALES INFORMATION**

Customer Service Notes .....	9-1
Product Numbering System .....	9-3
Ordering Information and Examples .....	9-4
North American Sales Representatives and Distributors .....	9-5
International Sales Representatives and Distributors .....	9-18

NUMERICAL INDEX	PAGE
Part #	
2S3216.....	SRAM MODULE ..... 3-9
4S12832.....	SRAM MODULE ..... 3-41
4S1288.....	SRAM MODULE ..... 3-1
4S6416.....	SRAM MODULE ..... 3-17
52C9005.....	FIFO ..... 5-1
52C9007.....	FIFO ..... 5-13
52C9010.....	FIFO ..... 5-29
52C9012.....	FIFO ..... 5-41
52C9020.....	FIFO ..... 5-57
52C9022.....	FIFO ..... 5-69
56C0816.....	CACHE DATA SRAM ..... 4-1
56C0818.....	CACHE DATA SRAM ..... 4-39
56C2818.....	CACHE DATA SRAM ..... 4-51
56C3816.....	CACHE DATA SRAM ..... 4-13
56C3818.....	CACHE DATA SRAM ..... 4-61
58C1289.....	SYNCHRONOUS SRAM ..... 2-1
58C1616.....	SYNCHRONOUS SRAM ..... 2-11
58C1618.....	SYNCHRONOUS SRAM ..... 2-21
5C1001.....	SRAM ..... 1-25
5C1005.....	SRAM ..... 1-97
5C1008.....	SRAM ..... 1-133
5C1009.....	SRAM ..... 1-141
5C1189.....	SRAM ..... 1-161
5C1601.....	SRAM ..... 1-1
5C1604.....	SRAM ..... 1-33
5C1605.....	SRAM ..... 1-41
5C1606.....	SRAM ..... 1-49
5C1607.....	SRAM ..... 1-49
5C1608.....	SRAM ..... 1-109
5C2516.....	LATCHED SRAM ..... 4-25
5C2561.....	SRAM ..... 1-17
5C2564.....	SRAM ..... 1-81
5C2565.....	SRAM ..... 1-89
5C2568.....	SRAM ..... 1-125
5C2818.....	LATCHED SRAM ..... 4-73
5C2889.....	SRAM ..... 1-153
5C4005.....	SRAM ..... 1-105
5C4008.....	SRAM ..... 1-149
5C4105.....	SRAM ..... 1-107
5C4108.....	SRAM ..... 1-151
5C4116.....	SRAM ..... 1-169
5C6401.....	SRAM ..... 1-9
5C6404.....	SRAM ..... 1-57

---

<b>NUMERICAL INDEX (Continued)</b>		<b>PAGE</b>
<b>Part #</b>		
5C6405 .....	SRAM .....	1-65
5C6406 .....	SRAM .....	1-73
5C6407 .....	SRAM .....	1-73
5C6408 .....	SRAM .....	1-117
8S1632 .....	SRAM MODULE .....	3-25
8S25632 .....	SRAM MODULE .....	3-49
8S6432 .....	SRAM MODULE .....	3-33

## SRAM PRODUCT SELECTION GUIDE\*

Memory Configuration	Control Functions	Part Number	Access Time (ns)	Package and Number of Pins				Process	Page
				PDIP	SOJ	ZIP	SOIC		
16K x 1	$\overline{CE}$ only	MT5C1601	8 to 35	20	24	-	-	CMOS	1-1
64K x 1	$\overline{CE}$ only	MT5C6401	8 to 35	22	24	-	-	CMOS	1-9
256K x 1	$\overline{CE}$ only	MT5C2561	15 to 45	24	24	-	-	CMOS	1-17
1 Meg x 1	$\overline{CE}$ only	MT5C1001	20 to 45	28	28	-	-	CMOS	1-25
4K x 4	$\overline{CE}$ only	MT5C1604	8 to 35	20	24	-	-	CMOS	1-33
4K x 4	$\overline{CE}$ & $\overline{OE}$	MT5C1605	8 to 35	22	24	-	-	CMOS	1-41
4K x 4	Separate I/O	MT5C1606	8 to 35	24	24	-	-	CMOS	1-49
4K x 4	Separate I/O, High-Z	MT5C1607	8 to 35	24	24	-	-	CMOS	1-49
16K x 4	$\overline{CE}$ only	MT5C6404	8 to 35	22	24	-	-	CMOS	1-57
16K x 4	$\overline{CE}$ & $\overline{OE}$	MT5C6405	8 to 35	24	24	-	-	CMOS	1-65
16K x 4	Separate I/O, $\overline{CE1}$ , $\overline{CE2}$ , $\overline{OE}$	MT5C6406	8 to 35	28	28	-	-	CMOS	1-73
16K x 4	Separate I/O, High-Z	MT5C6407	8 to 35	28	28	-	-	CMOS	1-73
64K x 4	$\overline{CE}$ only	MT5C2564	15 to 45	24	24	-	24	CMOS	1-81
64K x 4	$\overline{CE}$ & $\overline{OE}$	MT5C2565	15 to 45	28	28	-	-	CMOS	1-89
256K x 4	$\overline{CE}$ & $\overline{OE}$	MT5C1005	20 to 45	28	28	-	-	CMOS	1-97
1 Meg x 4	$\overline{CE}$ & $\overline{OE}$	MT5C4005	20 to 55	-	32	-	-	CMOS	1-105
1 Meg x 4	$\overline{CE}$ & $\overline{OE}$	MT5C4105	12 to 17	-	32	-	-	CMOS	1-107
2K x 8	$\overline{CE}$ & $\overline{OE}$	MT5C1608	8 to 35	24	24	-	-	CMOS	1-109
8K x 8	$\overline{CE1}$ , $\overline{CE2}$ & $\overline{OE}$	MT5C6408	8 to 35	28	28	-	-	CMOS	1-117
32K x 8	$\overline{CE}$ & $\overline{OE}$	MT5C2568	15 to 45	28	28	28	-	CMOS	1-125
128K x 8	$\overline{CE1}$ , $\overline{CE2}$ & $\overline{OE}$	MT5C1008	20 to 45	32	32	-	-	CMOS	1-133
128K x 8	$\overline{CE}$ & $\overline{OE}$	MT5C1009	20 to 45	32	32	-	-	CMOS	1-141
512K x 8	$\overline{CE}$ & $\overline{OE}$	MT5C4008	20 to 55	-	32	-	-	CMOS	1-149
512K x 8	$\overline{CE}$ & $\overline{OE}$	MT5C4108	12 to 17	-	36	-	-	CMOS	1-151
32K x 9	$\overline{CE1}$ , $\overline{CE2}$ & $\overline{OE}$	MT5C2889	15 to 25	-	32	-	-	CMOS	1-153
128K x 9	$\overline{CE}$ & $\overline{OE}$	MT5C1189	17 to 35	-	32	-	-	CMOS	1-161
256K x 16	$\overline{CE}$ & $\overline{OE}$	MT5C4116	12 to 17	-	44	-	-	CMOS	1-169

\*Automotive, industrial and extended temperature specifications begin on page 1-171.

## SYNCHRONOUS SRAM PRODUCT SELECTION GUIDE

Memory Configuration	Control Functions	Part Number	Access Time (ns)	Package			Process	Page
				PLCC	PQFP	SOJ		
128K x 9	Synchronous SPARC™ Cache SRAM	MT58C1289	16, 20	-	-	32	CMOS	2-1
16K x 16	Registered Address, Write Control, Dual Chip Enable; Data Input Latch	MT58C1616	15, 17, 20, 25	52	52	-	CMOS	2-11
16K x 18	Registered Address, Write Control, Dual Chip Enable; Data Input Latch	MT58C1618	15, 17, 20, 25	52	52	-	CMOS	2-21

## SRAM MODULE PRODUCT SELECTION GUIDE

Memory Configuration	Optional Access Cycle	Part Number	Access Time (ns)	Package and No. of Pins			Process	Page
				DIP	ZIP	SIMM		
128K x 8	$\overline{CE}$ & $\overline{OE}$	MT4S1288	30, 35, 45	32	-	-	CMOS	3-1
32K x 16	$\overline{CE}$ & $\overline{OE}$	MT2S3216	30, 35, 45	40	-	-	CMOS	3-9
64K x 16	$\overline{CE}$ & $\overline{OE}$	MT4S6416	30, 35, 45	40	-	-	CMOS	3-17
16K x 32	$\overline{CE}$ & $\overline{OE}$	MT8S1632	15, 20, 25, 30, 35, 45	-	64	64	CMOS	3-25
64K x 32	$\overline{CE}$ & $\overline{OE}$	MT8S6432	20, 25, 30, 35, 45	-	64	64	CMOS	3-33
128K x 32	$\overline{CE}$ & $\overline{OE}$	MT4S12832	20, 25, 35, 45	-	64	64	CMOS	3-41
256K x 32	$\overline{CE}$ & $\overline{OE}$	MT8S25632	20, 25, 35, 45	-	64	64	CMOS	3-49

## CACHE DATA/LATCHED SRAM PRODUCT SELECTION GUIDE

Memory Configuration	Control Functions	Part Number	Access Time (ns)	Package		Process	Page
				PLCC	PQFP		
Dual 4K x 16 or Single 8K x 16	Mode, Byte Select, CE, OE Address Latch (A0-A11)	MT56C0816	20, 25, 35	52	52	CMOS	4-1
Dual 4K x 16 or Single 8K x 16	Mode, Byte Select, CE, OE Address Latch (A0-A12)	MT56C3816	20, 25, 35	52	52	CMOS	4-13
16K x 16	Latched Address and Data, Dual Chip Enables, Byte Write Controls	MT5C2516	15, 17, 20, 25	52	52	CMOS	4-25
Dual 4K x 18 or Single 8K x 18	Mode, Byte Select, $\overline{CE}$ , $\overline{OE}$ Address Latch (A0-A11)	MT56C0818	20, 25, 35	52	52	CMOS	4-39
Dual 4K x 18 or Single 8K x 18	Mode, Byte Select, $\overline{CE}$ , $\overline{OE}$ Synchronous Write Enable	MT56C2818	24, 28	52	52	CMOS	4-51
Dual 4K x 18 or Single 8K x 18	Mode, Byte Select, $\overline{CE}$ , $\overline{OE}$ Address Latch (A0-A12)	MT56C3818	20, 25, 35	52	52	CMOS	4-61
16K x 18	Latched Address and Data, Dual Chip Enables, Byte Write Controls	MT5C2818	15, 17, 20, 25	52	52	CMOS	4-73

## FIFO MEMORIES PRODUCT SELECTION GUIDE

Memory Configuration	Control Functions	Part Number	Cycle Time (ns)	Package and Number of Pins			Process	Page
				PDIP	PLCC	SOJ		
512 x 9	Expandable Depth and Width	MT52C9005	15, 20, 25, 35	28	32	28	CMOS	5-1
512 x 9	Programmable Flag Expandable Depth and Width	MT52C9007	15, 20, 25, 35	28	32	28	CMOS	5-13
1K x 9	Expandable Depth and Width	MT52C9010	15, 20, 25, 35	28	32	28	CMOS	5-29
1K x 9	Programmable Flag Expandable Depth and Width	MT52C9012	15, 20, 25, 35	28	32	28	CMOS	5-41
2K x 9	Expandable Depth and Width	MT52C9020	15, 20, 25, 35	28	32	28	CMOS	5-57
2K x 9	Programmable Flag Expandable Depth and Width	MT52C9022	15, 20, 25, 35	28	32	28	CMOS	5-69

## APPLICATION/TECHNICAL NOTE SELECTION GUIDE

Application/Technical Note	Title	Page
TN-00-01	Moisture Absorption in Plastic Packages	6-1
TN-00-02	Micron Tape and Reel Procedures	6-3
TN-05-02	SRAM Bus Contention Design Considerations	6-9
TN-05-03	SRAM Capacitive Loading	6-13
TN-05-06	1 Meg Fast SRAM Typical Operating Curves	6-15
TN-05-07	256K Fast SRAM Typical Operating Curves	6-17
TN-05-08	64K Fast SRAM Typical Operating Curves	6-19
TN-05-12	128K x 8 SRAM Chip Enable Options	6-21
AN-56-01	MT56C0816 Cache Data SRAM Family	6-23

---

<b>STATIC RAMS .....</b>	<b>1</b>
<b>SYNCHRONOUS SRAMS .....</b>	<b>2</b>
<b>SRAM MODULES .....</b>	<b>3</b>
<b>CACHE DATA/LATCHED SRAMS .....</b>	<b>4</b>
<b>FIFO MEMORIES .....</b>	<b>5</b>
<b>APPLICATION/TECHNICAL NOTES .....</b>	<b>6</b>
<b>PRODUCT RELIABILITY .....</b>	<b>7</b>
<b>PACKAGE INFORMATION .....</b>	<b>8</b>
<b>SALES INFORMATION .....</b>	<b>9</b>

---

## SRAM PRODUCT SELECTION GUIDE\*

Memory Configuration	Control Functions	Part Number	Access Time (ns)	Package and Number of Pins				Process	Page
				PDIP	SOJ	ZIP	SOIC		
16K x 1	$\overline{CE}$ only	MT5C1601	8 to 35	20	24	-	-	CMOS	1-1
64K x 1	$\overline{CE}$ only	MT5C6401	8 to 35	22	24	-	-	CMOS	1-9
256K x 1	$\overline{CE}$ only	MT5C2561	15 to 45	24	24	-	-	CMOS	1-17
1 Meg x 1	$\overline{CE}$ only	MT5C1001	20 to 45	28	28	-	-	CMOS	1-25
4K x 4	$\overline{CE}$ only	MT5C1604	8 to 35	20	24	-	-	CMOS	1-33
4K x 4	$\overline{CE}$ & $\overline{OE}$	MT5C1605	8 to 35	22	24	-	-	CMOS	1-41
4K x 4	Separate I/O	MT5C1606	8 to 35	24	24	-	-	CMOS	1-49
4K x 4	Separate I/O, High-Z	MT5C1607	8 to 35	24	24	-	-	CMOS	1-49
16K x 4	$\overline{CE}$ only	MT5C6404	8 to 35	22	24	-	-	CMOS	1-57
16K x 4	$\overline{CE}$ & $\overline{OE}$	MT5C6405	8 to 35	24	24	-	-	CMOS	1-65
16K x 4	Separate I/O, $\overline{CE1}$ , $\overline{CE2}$ , $\overline{OE}$	MT5C6406	8 to 35	28	28	-	-	CMOS	1-73
16K x 4	Separate I/O, High-Z	MT5C6407	8 to 35	28	28	-	-	CMOS	1-73
64K x 4	$\overline{CE}$ only	MT5C2564	15 to 45	24	24	-	24	CMOS	1-81
64K x 4	$\overline{CE}$ & $\overline{OE}$	MT5C2565	15 to 45	28	28	-	-	CMOS	1-89
256K x 4	$\overline{CE}$ & $\overline{OE}$	MT5C1005	20 to 45	28	28	-	-	CMOS	1-97
1 Meg x 4	$\overline{CE}$ & $\overline{OE}$	MT5C4005	20 to 55	-	32	-	-	CMOS	1-105
1 Meg x 4	$\overline{CE}$ & $\overline{OE}$	MT5C4105	12 to 17	-	32	-	-	CMOS	1-107
2K x 8	$\overline{CE}$ & $\overline{OE}$	MT5C1608	8 to 35	24	24	-	-	CMOS	1-109
8K x 8	$\overline{CE1}$ , $\overline{CE2}$ & $\overline{OE}$	MT5C6408	8 to 35	28	28	-	-	CMOS	1-117
32K x 8	$\overline{CE}$ & $\overline{OE}$	MT5C2568	15 to 45	28	28	28	-	CMOS	1-125
128K x 8	$\overline{CE1}$ , $\overline{CE2}$ & $\overline{OE}$	MT5C1008	20 to 45	32	32	-	-	CMOS	1-133
128K x 8	$\overline{CE}$ & $\overline{OE}$	MT5C1009	20 to 45	32	32	-	-	CMOS	1-141
512K x 8	$\overline{CE}$ & $\overline{OE}$	MT5C4008	20 to 55	-	32	-	-	CMOS	1-149
512K x 8	$\overline{CE}$ & $\overline{OE}$	MT5C4108	12 to 17	-	36	-	-	CMOS	1-151
32K x 9	$\overline{CE1}$ , $\overline{CE2}$ & $\overline{OE}$	MT5C2889	15 to 25	-	32	-	-	CMOS	1-153
128K x 9	$\overline{CE}$ & $\overline{OE}$	MT5C1189	17 to 35	-	32	-	-	CMOS	1-161
256K x 16	$\overline{CE}$ & $\overline{OE}$	MT5C4116	12 to 17	-	44	-	-	CMOS	1-169

\*Automotive, industrial and extended temperature specifications begin on page 1-171.

**NOTE:** Many Micron components are available in bare die form. Contact Micron Technology, Inc., for more information.

# SRAM

# 16K x 1 SRAM

**FAST SRAM**

## FEATURES

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 8ns access (preliminary)
  - 10ns access
  - 12ns access
  - 15ns access
  - 20ns access
  - 25ns access
  - 35ns access

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Plastic SOJ (300 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.
- 2V data retention
 

	L
--	---
- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT


## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design. The x1 configuration features separate data input and output.

## PIN ASSIGNMENT (Top View)

### 20-Pin DIP (A-4)



### 24-Pin SOJ (E-4)




Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**

**FAST SRAM**



**TRUTH TABLE**

MODE	$\overline{CE}$	$\overline{WE}$	OUTPUT	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	HIGH-Z	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on V<sub>CC</sub> Supply Relative to V<sub>SS</sub> ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX							UNITS	NOTES
				-8	-10	-12	-15	-20	-25	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>CC</sub>	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>SB1</sub>	20	55	50	45	40	35	30	25	mA	14
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	0.4	3	3	3	3	3	3	3	mA	14

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	7	pF	4
Output Capacitance		C <sub>O</sub>	7	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5V \pm 10\%$ )

**FAST SRAM**

DESCRIPTION	SYM	-8*		-10		-12		-15		-20		-25		-35		UNITS	NOTES
		MIN	MAX														
<b>READ Cycle</b>																	
READ cycle time	$t_{RC}$	8		10		12		15		20		25		35		ns	
Address access time	$t_{AA}$		8		10		12		15		20		25		35	ns	
Chip Enable access time	$t_{ACE}$		7		9		10		12		15		20		30	ns	
Output hold from address change	$t_{OH}$	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	$t_{LZCE}$	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	$t_{HZCE}$		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	$t_{PU}$	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	$t_{PD}$		8		10		12		15		20		25		35	ns	
<b>WRITE Cycle</b>																	
WRITE cycle time	$t_{WC}$	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	$t_{CW}$	8		9		10		12		15		20		25		ns	
Address valid to end of write	$t_{AW}$	8		9		11		12		15		20		25		ns	
Address setup time	$t_{AS}$	0		0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		0		ns	
WRITE pulse width	$t_{WP}$	7		8		9		12		15		18		20		ns	
Data setup time	$t_{DS}$	5		6		7		8		10		10		12		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	$t_{LZWE}$	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	$t_{HZWE}$		4		5		5		6		8		8		8	ns	6

\*These specifications are preliminary.

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>ss</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>cc</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. <sup>t</sup>RC = Read Cycle Time.
12. Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications, refer to page 1-171.
14. Typical values are measured at 5V, 25°C and 20ns cycle time.


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>cc</sub> for Retention Data			V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$ $V_{IN} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	V <sub>cc</sub> = 2V	I <sub>ccDR</sub>		95	250	μA	
		V <sub>cc</sub> = 3V			125	400	μA	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11



**LOW V<sub>cc</sub> DATA RETENTION WAVEFORM**




**READ CYCLE NO. 1 8, 9**




**READ CYCLE NO. 2 7, 8, 10**



**WRITE CYCLE NO. 1**  
(Chip Enable Controlled)



**WRITE CYCLE NO. 2**  
(Write Enable Controlled) <sup>7, 12</sup>



**FAST SRAM**

# SRAM

# 64K x 1 SRAM

**FAST SRAM**

## FEATURES

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 8ns access (preliminary)
  - 10ns access
  - 12ns access
  - 15ns access
  - 20ns access
  - 25ns access
  - 35ns access

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Plastic SOJ (300 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.
- 2V data retention L
- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT


## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design. The x1 configuration features separate data input and output.

## PIN ASSIGNMENT (Top View)

### 22-Pin DIP (A-6)




### 24-Pin SOJ (E-4)



Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	$\overline{CE}$	$\overline{WE}$	OUTPUT	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	HIGH-Z	ACTIVE

**FAST SRAM**

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>cc</sub> = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>cc</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>cc</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>cc</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX							UNITS	NOTES
				-8	-10	-12	-15	-20	-25	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$ ; V <sub>cc</sub> = MAX f = MAX = 1/ t <sub>RC</sub> Outputs Open	I <sub>cc</sub>	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$ ; V <sub>cc</sub> = MAX f = MAX = 1/ t <sub>RC</sub> Outputs Open	I <sub>SB1</sub>	20	55	50	45	40	35	30	25	mA	14
	$\overline{CE} \geq V_{cc} - 0.2V$ ; V <sub>cc</sub> = MAX V <sub>IL</sub> ≤ V <sub>ss</sub> +0.2V V <sub>IH</sub> ≥ V <sub>cc</sub> -0.2V; f = 0	I <sub>SB2</sub>	0.4	3	3	3	3	3	3	3	3	mA

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>cc</sub> = 5V	C <sub>I</sub>	7	pF	4
Output Capacitance		C <sub>O</sub>	7	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5V \pm 10\%$ )

DESCRIPTION	SYM	-8*		-10		-12		-15		-20		-25		-35		UNITS	NOTES
		MIN	MAX														
<b>READ Cycle</b>																	
READ cycle time	t <sub>RC</sub>	8		10		12		15		20		25		35		ns	
Address access time	t <sub>AA</sub>		8		10		12		15		20		25		35	ns	
Chip Enable access time	t <sub>ACE</sub>		7		9		10		12		15		20		30	ns	
Output hold from address change	t <sub>OH</sub>	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t <sub>LZCE</sub>	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	t <sub>HZCE</sub>		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	t <sub>PU</sub>	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	t <sub>PD</sub>		8		10		12		15		20		25		35	ns	
<b>WRITE Cycle</b>																	
WRITE cycle time	t <sub>WC</sub>	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	t <sub>CW</sub>	8		9		10		12		15		20		25		ns	
Address valid to end of write	t <sub>AW</sub>	8		9		11		12		15		20		25		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		0		0		0		ns	
Address hold from end of write	t <sub>AH</sub>	0		0		0		0		0		0		0		ns	
WRITE pulse width	t <sub>WP</sub>	7		8		9		12		15		18		20		ns	
Data setup time	t <sub>DS</sub>	5		6		7		8		10		10		12		ns	
Data hold time	t <sub>DH</sub>	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	t <sub>LZWE</sub>	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t <sub>HZWE</sub>		4		5		5		6		8		8		8	ns	6

\*These specifications are preliminary.

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. <sup>t</sup>RC = Read Cycle Time.
12. Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications, refer to page 1-173.
14. Typical values are measured at 5V, 25°C and 20ns cycle time.


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
V <sub>CC</sub> for Retention Data		V <sub>D</sub> R	2		—	V		
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	I <sub>CCDR</sub>	V <sub>CC</sub> = 2V		95	250	μA	
	V <sub>CC</sub> = 3V			125	400	μA		
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4	
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11	



**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




**READ CYCLE NO. 1** 8, 9





**READ CYCLE NO. 2** 7, 8, 10



**WRITE CYCLE NO. 1**  
(Chip Enable Controlled)



**WRITE CYCLE NO. 2**  
(Write Enable Controlled) <sup>7, 12</sup>



**FAST SRAM**

# SRAM

# 256K x 1 SRAM

**FAST SRAM**

## FEATURES

- High speed: 15, 20, 25, 30, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access
  - 45ns access

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Plastic SOJ (300 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

- 2V data retention L

- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT


## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design. The x1 configuration features separate data input and output.

## PIN ASSIGNMENT (Top View)

### 24-Pin DIP (A-7)




### 24-Pin SOJ (E-4)



Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	$\overline{CE}$	$\overline{WE}$	OUTPUT	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	HIGH-Z	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>cc</sub> = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>cc</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>cc</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>cc</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX						UNITS	NOTES
				-15	-20	-25	-30	-35	-45		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{cc} = \text{MAX}$ f = MAX = 1/1RC Outputs Open	I <sub>cc</sub>	75	140	120	110	95	90	90	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{cc} = \text{MAX}$ f = MAX = 1/1RC Outputs Open	I <sub>SB1</sub>	11	30	30	25	25	25	25	mA	14
	$\overline{CE} \geq V_{cc} - 0.2V; V_{cc} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2V V <sub>IH</sub> ≥ V <sub>cc</sub> - 0.2V; f = 0	I <sub>SB2</sub>	.04	5	5	5	5	7	7	mA	14

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>cc</sub> = 5V	C <sub>I</sub>	6	pF	4
Output Capacitance		C <sub>O</sub>	5	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$ )

DESCRIPTION	SYM	-15		-20		-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX												
<b>READ Cycle</b>															
READ cycle time	$t_{RC}$	15		20		25		30		35		45		ns	
Address access time	$t_{AA}$		15		20		25		30		35		45	ns	
Chip Enable access time	$t_{ACE}$		15		20		25		30		35		45	ns	
Output hold from address change	$t_{OH}$	3		3		5		5		5		5		ns	
Chip Enable to output in Low-Z	$t_{LZCE}$	4		6		6		6		6		6		ns	
Chip disable to output in High-Z	$t_{HZCE}$		8		9		9		12		15		18	ns	6, 7
Chip Enable to power-up time	$t_{PU}$	0		0		0		0		0		0		ns	
Chip disable to power-down time	$t_{PD}$		15		20		25		30		35		45	ns	
<b>WRITE Cycle</b>															
WRITE cycle time	$t_{WC}$	15		20		20		25		30		35		ns	
Chip Enable to end of write	$t_{CW}$	10		15		15		18		20		25		ns	
Address valid to end of write	$t_{AW}$	10		15		15		18		20		25		ns	
Address setup time	$t_{AS}$	0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		ns	
WRITE pulse width	$t_{WP}$	10		15		15		18		20		25		ns	
Data setup time	$t_{DS}$	7		10		10		12		15		20		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	$t_{LZWE}$	4		5		5		5		5		5		ns	
Write Enable to output in High-Z	$t_{HZWE}$		7		10		10		12		15		18	ns	6

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. <sup>t</sup>RC = Read Cycle Time.
12. Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications, refer to page 1-175.
14. Typical values are measured at 5V, 25°C and 20ns cycle time.

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data			V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V <sub>CC</sub> = 2V	I <sub>CCDR</sub>		95	300	μA	
		V <sub>CC</sub> = 3V			350	400	μA	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**






**WRITE CYCLE NO. 1**  
(Chip Enable Controlled)



**WRITE CYCLE NO. 2**  
(Write Enable Controlled)<sup>7, 12</sup>



 DON'T CARE  
 UNDEFINED

**FAST SRAM**

# SRAM

# 1 MEG x 1 SRAM

**FAST SRAM**

## FEATURES

- High speed: 20, 25, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +5V  $\pm 10\%$  power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 20ns access
  - 25ns access
  - 35ns access
  - 45ns access

## Packages

- Plastic DIP (400 mil)
- Plastic SOJ (400 mil)

None  
DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

## 2V data retention

L

## Temperature

- Industrial (-40°C to +85°C)
- Automotive (-40°C to +125°C)
- Extended (-55°C to +125°C)

IT  
AT  
XT

## MARKING

## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to this device is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH while  $\overline{CE}$  goes LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

## PIN ASSIGNMENT (Top View)


### 28-Pin DIP (A-10)



### 28-Pin SOJ (E-9)



**FUNCTIONAL BLOCK DIAGRAM**



**FAST SDRAM**

**NOTE:** The two least significant row address bits (A6 and A14) are encoded using a gray code.

**TRUTH TABLE**

MODE	$\overline{CE}$	$\overline{WE}$	OUTPUT	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	D	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX				UNITS	NOTES
				-20	-25	-35	-45		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/‘RC Outputs Open	I <sub>CC</sub>	95	140	125	115	110	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/‘RC Outputs Open	I <sub>SB1</sub>	17	35	30	25	25	mA	14
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	0.4	5	5	5	5	mA	14
“L” version only	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	0.3	1.5	1.5	1.5	1.5	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	8	pF	4
Output Capacitance		C <sub>O</sub>	8	pF	4

**FAST SRAM**

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

DESCRIPTION	SYM	-20		-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>											
READ cycle time	t <sub>RC</sub>	20		25		35		45		ns	
Address access time	t <sub>AA</sub>		20		25		35		45	ns	
Chip Enable access time	t <sub>ACE</sub>		20		25		35		45	ns	
Output hold from address change	t <sub>OH</sub>	5		5		5		5		ns	
Chip Enable to output in Low-Z	t <sub>LZCE</sub>	5		5		5		5		ns	
Chip disable to output in High-Z	t <sub>HZCE</sub>		8		10		15		18	ns	6, 7
Chip Enable to power-up time	t <sub>PU</sub>	0		0		0		0		ns	
Chip disable to power-down time	t <sub>PD</sub>		20		25		35		45	ns	
<b>WRITE Cycle</b>											
WRITE cycle time	t <sub>WC</sub>	20		25		35		45		ns	
Chip Enable to end of write	t <sub>CW</sub>	12		15		20		25		ns	
Address valid to end of write	t <sub>AW</sub>	12		15		20		25		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		ns	
Address hold from end of write	t <sub>AH</sub>	0		0		0		0		ns	
WRITE pulse width	t <sub>WP</sub>	12		15		20		25		ns	
Data setup time	t <sub>DS</sub>	8		10		15		20		ns	
Data hold time	t <sub>DH</sub>	0		0		0		0		ns	
Write disable to output in Low-Z	t <sub>LZWE</sub>	5		5		5		5		ns	
Write Enable to output in High-Z	t <sub>HZWE</sub>	0	8	0	10	0	15	0	18	ns	6, 7

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables and output enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. <sup>t</sup>RC = Read Cycle Time.
12. Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications, refer to page 1-177.
14. Typical values are measured at 5V, 25°C and 25ns cycle time.

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V <sub>CC</sub> = 2V		35	200	μA	
		V <sub>CC</sub> = 3V		70	400	μA	
		V <sub>CC</sub> = 5V		250	1,300	μA	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




**FAST SRAM**

**READ CYCLE NO. 1 8, 9**




**READ CYCLE NO. 2 7, 8, 10**




 **DON'T CARE**  
 **UNDEFINED**

**WRITE CYCLE NO. 1**  
(Chip Enable Controlled)<sup>12</sup>



**WRITE CYCLE NO. 2**  
(Write Enable Controlled)<sup>7, 12</sup>



 DON'T CARE  
 UNDEFINED

■ **FAST SRAM**

# SRAM

# 4K x 4 SRAM

**FAST SRAM**

## FEATURES

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and outputs are TTL compatible

## OPTIONS

- **Timing**

8ns access (preliminary)	- 8
10ns access	-10
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
35ns access	-35
- **Packages**

Plastic DIP (300 mil)	None
Plastic SOJ (300 mil)	DJ


Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.
- **2V data retention** L
- **Temperature**

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT


## MARKING

## PIN ASSIGNMENT (Top View)

### 20-Pin DIP (A-4)



### 24-Pin SOJ (E-4)



## GENERAL DESCRIPTION


The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	$\overline{CE}$	$\overline{WE}$	DQ	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	D	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>cc</sub> = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>cc</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>cc</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>cc</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX							UNITS	NOTES
				-8	-10	-12	-15	-20	-25	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{cc} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>cc</sub>	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{cc} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>SB1</sub>	20	55	50	45	40	35	30	25	mA	14
	$\overline{CE} \geq V_{cc} - 0.2V; V_{cc} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>ss</sub> +0.2V V <sub>IH</sub> ≥ V <sub>cc</sub> -0.2V; f = 0	I <sub>SB2</sub>	0.4	3	3	3	3	3	3	3	mA	14

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>cc</sub> = 5V	C <sub>I</sub>	5	pF	4
Output Capacitance		C <sub>O</sub>	7	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5V \pm 10\%$ )

DESCRIPTION	SYM	-8*		-10		-12		-15		-20		-25		-35		UNITS	NOTES
		MIN	MAX														
<b>READ Cycle</b>																	
READ cycle time	t <sub>RC</sub>	8		10		12		15		20		25		35		ns	
Address access time	t <sub>AA</sub>		8		10		12		15		20		25		35	ns	
Chip Enable access time	t <sub>ACE</sub>		7		9		10		12		15		20		30	ns	
Output hold from address change	t <sub>OH</sub>	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t <sub>LZCE</sub>	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	t <sub>HZCE</sub>		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	t <sub>PU</sub>	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	t <sub>PD</sub>		8		10		12		15		20		25		35	ns	
<b>WRITE Cycle</b>																	
WRITE cycle time	t <sub>WC</sub>	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	t <sub>CW</sub>	8		9		10		12		15		20		25		ns	
Address valid to end of write	t <sub>AW</sub>	8		9		11		12		15		20		25		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		0		0		0		ns	
Address hold from end of write	t <sub>AH</sub>	0		0		0		0		0		0		0		ns	
WRITE pulse width	t <sub>WP1</sub>	7		8		9		12		15		18		20		ns	
WRITE pulse width	t <sub>WP2</sub>	8		9		10		14		18		20		25		ns	
Data setup time	t <sub>DS</sub>	5		6		7		8		10		10		12		ns	
Data hold time	t <sub>DH</sub>	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	t <sub>LZWE</sub>	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t <sub>HZWE</sub>		4		5		5		6		8		8		8	ns	6

\*These specifications are preliminary.

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

- All voltages referenced to V<sub>SS</sub> (GND).
- 3V for pulse width < 20ns.
- I<sub>CC</sub> is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- <sup>t</sup>HZCE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
- $\overline{WE}$  is HIGH for READ cycle.
- Device is continuously selected. All chip enables are held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- <sup>t</sup>RC = Read Cycle Time.
- Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
- For automotive, industrial and extended temperature specifications, refer to page 1-171.
- Typical values are measured at 5V, 25°C and 20ns cycle time.

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V <sub>CC</sub> = 2V	I <sub>CCDR</sub>	95	250	μA	
		V <sub>CC</sub> = 3V		125	400	μA	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4, 10

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




**FAST SRAM**

**READ CYCLE NO. 1** 8, 9




**READ CYCLE NO. 2** 7, 8, 10




 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 1**  
(Chip Enable Controlled)



**WRITE CYCLE NO. 2**  
(Write Enable Controlled) <sup>7, 12</sup>





# SRAM

# 4K x 4 SRAM

WITH OUTPUT ENABLE

**FAST SRAM**

## FEATURES

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 8ns access (preliminary) - 8
  - 10ns access -10
  - 12ns access -12
  - 15ns access -15
  - 20ns access -20
  - 25ns access -25
  - 35ns access -35

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Plastic SOJ (300 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

- 2V data retention L

- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT


## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design.

## PIN ASSIGNMENT (Top View)

### 22-Pin DIP (A-6)




### 24-Pin SOJ (E-4)



Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	$\overline{OE}$	$\overline{CE}$	$\overline{WE}$	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX							UNITS	NOTES
				-8	-10	-12	-15	-20	-25	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/τRC Outputs Open	I <sub>CC</sub>	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/τRC Outputs Open	I <sub>SB1</sub>	20	55	50	45	40	35	30	25	mA	14
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	0.4	3	3	3	3	3	3	3	mA	14

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	5	pF	4
Output Capacitance		C <sub>O</sub>	7	pF	4

**FAST SRAM**

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

DESCRIPTION	SYM	-8*		-10		-12		-15		-20		-25		-35		UNITS	NOTES
		MIN	MAX														
<b>READ Cycle</b>																	
READ cycle time	t <sup>RC</sup>	8		10		12		15		20		25		35		ns	
Address access time	t <sup>AA</sup>		8		10		12		15		20		25		35	ns	
Chip Enable access time	t <sup>ACE</sup>		7		9		10		12		15		20		30	ns	
Output hold from address change	t <sup>OH</sup>	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t <sup>LZCE</sup>	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	t <sup>HZCE</sup>		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	t <sup>PU</sup>	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	t <sup>PD</sup>		8		10		12		15		20		25		35	ns	
Output Enable access time	t <sup>AOE</sup>		3		4		5		6		7		8		15	ns	
Output Enable to output in Low-Z	t <sup>LZOE</sup>	0		0		0		0		0		0		0		ns	
Output disable to output in High-Z	t <sup>HZOE</sup>		4		4		5		6		7		8		8	ns	6
<b>WRITE Cycle</b>																	
WRITE cycle time	t <sup>WC</sup>	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	t <sup>CW</sup>	8		9		10		12		15		20		25		ns	
Address valid to end of write	t <sup>AW</sup>	8		9		11		12		15		20		25		ns	
Address setup time	t <sup>AS</sup>	0		0		0		0		0		0		0		ns	
Address hold from end of write	t <sup>AH</sup>	0		0		0		0		0		0		0		ns	
WRITE pulse width	t <sup>WP1</sup>	7		8		9		12		15		18		20		ns	
WRITE pulse width	t <sup>WP2</sup>	8		9		10		14		18		20		25		ns	
Data setup time	t <sup>DS</sup>	5		6		7		8		10		10		12		ns	
Data hold time	t <sup>DH</sup>	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	t <sup>LZWE</sup>	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t <sup>HZWE</sup>		4		5		5		6		8		8		8	ns	6

\*These specifications are preliminary.

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE, <sup>t</sup>HZWE and <sup>t</sup>HZOE are specified with C<sub>L</sub> = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. <sup>t</sup>RC = Read Cycle Time.
12. Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications, refer to page 1-171.
14. Typical values are measured at 5V, 25°C and 20ns cycle time.

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V <sub>CC</sub> = 2V	I <sub>CCDR</sub>	95	250	μA	
		V <sub>CC</sub> = 3V		125	400	μA	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




**FAST SRAM**

**READ CYCLE NO. 1** 8, 9




**READ CYCLE NO. 2** 7, 8, 10




 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 1**  
(Write Enable Controlled) <sup>12</sup>




**NOTE:** Output enable ( $\overline{OE}$ ) is inactive (HIGH).

**WRITE CYCLE NO. 2**  
(Chip Enable Controlled)



 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 3**  
(Write Enable Controlled) <sup>7, 12</sup>



# SRAM

# 4K x 4 SRAM

WITH SEPARATE INPUTS  
AND OUTPUTS

**FAST SRAM**

## FEATURES

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and outputs are TTL compatible
- MT5C1606 – output tracks input during WRITE
- MT5C1607 – output is High-Z during WRITE

## OPTIONS

- Timing
  - 8ns access (preliminary) - 8
  - 10ns access -10
  - 12ns access -12
  - 15ns access -15
  - 20ns access -20
  - 25ns access -25
  - 35ns access -35

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Plastic SOJ (300 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.
- 2V data retention L
- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT


## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design. The x4 configuration features separate data input and output.

## PIN ASSIGNMENT (Top View)

### 24-Pin DIP (A-7)



### 24-Pin SOJ (E-4)




Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FAST SRAM**

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	$\overline{CE}$	$\overline{WE}$	OUTPUT	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE (1)	L	L	HIGH-Z	ACTIVE
WRITE (2)	L	L	D	ACTIVE

**NOTE:** 1. MT5C1607 ONLY  
2. MT5C1606 ONLY

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....	-1V to +7V
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> + 1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX							UNITS	NOTES
				-8	-10	-12	-15	-20	-25	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>CC</sub>	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>SB1</sub>	20	55	50	45	40	35	30	25	mA	14
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2V; f = 0	I <sub>SB2</sub>	0.4	3	3	3	3	3	3	3	mA	14

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>i</sub>	5	pF	4
Output Capacitance		C <sub>o</sub>	7	pF	4

**FAST SRAM**

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5V \pm 10\%$ )

DESCRIPTION	SYM	-8*		-10		-12		-15		-20		-25		-35		UNITS	NOTES
		MIN	MAX														
<b>READ Cycle</b>																	
READ cycle time	t <sub>RC</sub>	8		10		12		15		20		25		35		ns	
Address access time	t <sub>AA</sub>		8		10		12		15		20		25		35	ns	
Chip Enable access time	t <sub>ACE</sub>		7		9		10		12		15		20		30	ns	
Output hold from address change	t <sub>OH</sub>	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t <sub>LZCE</sub>	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	t <sub>HZCE</sub>		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	t <sub>PU</sub>	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	t <sub>PD</sub>		8		10		12		15		20		25		35	ns	
<b>WRITE Cycle</b>																	
WRITE cycle time	t <sub>WC</sub>	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	t <sub>CW</sub>	8		9		10		12		15		20		25		ns	
Address valid to end of write	t <sub>AW</sub>	8		9		11		12		15		20		25		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		0		0		0		ns	
Address hold from end of write	t <sub>AH</sub>	0		0		0		0		0		0		0		ns	
WRITE pulse width	t <sub>WP</sub>	7		8		9		12		15		18		20		ns	
Data setup time	t <sub>DS</sub>	5		6		7		8		10		10		12		ns	
Data hold time	t <sub>DH</sub>	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	t <sub>LZWE</sub>	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t <sub>HZWE</sub>		4		5		5		6		8		8		8	ns	6
Write Enable to output valid	t <sub>AWE</sub>		10		12		14		17		20		25		35	ns	
Data valid to output valid	t <sub>ADV</sub>		10		12		14		17		20		25		35	ns	

\*These specifications are preliminary.

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>ss</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>cc</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. <sup>t</sup>RC = Read Cycle Time.
12. Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications, refer to page 1-171.
14. Typical values are measured at 5V, 25°C and 20ns cycle time.


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>cc</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$ $V_{IN} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	V <sub>cc</sub> = 2V	I <sub>ccDR</sub>	95	250	μA	
		V <sub>cc</sub> = 3V		125	400	μA	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11


**LOW V<sub>cc</sub> DATA RETENTION WAVEFORM**



**READ CYCLE NO. 1 8, 9**




**READ CYCLE NO. 2 7, 8, 10**




 DON'T CARE

 UNDEFINED

**WRITE CYCLE NO. 1**  
(Chip Enable Controlled)



**WRITE CYCLE NO. 2**  
(Write Enable Controlled) 7, 12



**FAST SRAM**

# SRAM

# 16K x 4 SRAM

**FAST SRAM**

## FEATURES

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 8ns access (preliminary)
  - 10ns access
  - 12ns access
  - 15ns access
  - 20ns access
  - 25ns access
  - 35ns access

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Plastic SOJ (300 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.
- 2V data retention L
- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT


## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design.

## PIN ASSIGNMENT (Top View)

### 22-Pin DIP (A-6)



### 24-Pin SOJ (E-4)




Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FAST SRAM**

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	$\overline{CE}$	$\overline{WE}$	DQ	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	D	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on V<sub>CC</sub> Supply Relative to V<sub>SS</sub> ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX							UNITS	NOTES
				-8	-10	-12	-15	-20	-25	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>CC</sub>	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>SB1</sub>	20	55	50	45	40	35	30	25	mA	14
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	0.4	3	3	3	3	3	3	3	3	mA

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	5	pF	4
Output Capacitance		C <sub>O</sub>	7	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5V \pm 10\%$ )

DESCRIPTION	SYM	-8*		-10		-12		-15		-20		-25		-35		UNITS	NOTES
		MIN	MAX														
<b>READ Cycle</b>																	
READ cycle time	$t_{RC}$	8		10		12		15		20		25		35		ns	
Address access time	$t_{AA}$		8		10		12		15		20		25		35	ns	
Chip Enable access time	$t_{ACE}$		7		9		10		12		15		20		30	ns	
Output hold from address change	$t_{OH}$	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	$t_{LZCE}$	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	$t_{HZCE}$		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	$t_{PU}$	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	$t_{PD}$		8		10		12		15		20		25		35	ns	
<b>WRITE Cycle</b>																	
WRITE cycle time	$t_{WC}$	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	$t_{CW}$	8		9		10		12		15		20		25		ns	
Address valid to end of write	$t_{AW}$	8		9		11		12		15		20		25		ns	
Address setup time	$t_{AS}$	0		0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		0		ns	
WRITE pulse width	$t_{WP1}$	7		8		9		12		15		18		20		ns	
WRITE pulse width	$t_{WP2}$	8		9		10		14		18		20		25		ns	
Data setup time	$t_{DS}$	5		6		7		8		10		10		12		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	$t_{LZWE}$	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	$t_{HZWE}$		4		5		5		6		8		8		8	ns	6

\*These specifications are preliminary.

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. <sup>t</sup>RC = Read Cycle Time.
12. Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications, refer to page 1-173.
14. Typical values are measured at 5V, 25°C and 20ns cycle time.


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V <sub>CC</sub> = 2V	I <sub>CCDR</sub>	95	250	μA	
		V <sub>CC</sub> = 3V		125	400	μA	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11


**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**



**READ CYCLE NO. 1 8, 9**




**READ CYCLE NO. 2 7, 8, 10**




 **DON'T CARE**  
 **UNDEFINED**

**WRITE CYCLE NO. 1**  
(Chip Enable Controlled)



**WRITE CYCLE NO. 2**  
(Write Enable Controlled) <sup>7, 12</sup>



**FAST SRAM**

# SRAM

# 16K x 4 SRAM

WITH OUTPUT ENABLE

**FAST SRAM**

## FEATURES

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
 

8ns access (preliminary)	- 8
10ns access	-10
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
35ns access	-35
- Packages
 

Plastic DIP (300 mil)	None
Plastic SOJ (300 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.
- 2V data retention L
- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT

## MARKING


## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design.

## PIN ASSIGNMENT (Top View)

### 24-Pin DIP (A-7)




### 24-Pin SOJ (E-4)



Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	$\overline{OE}$	$\overline{CE}$	$\overline{WE}$	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ Vcc	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ Vcc	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX							UNITS	NOTES
				-8	-10	-12	-15	-20	-25	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/τRC Outputs Open	I <sub>CC</sub>	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/τRC Outputs Open	I <sub>SB1</sub>	20	55	50	45	40	35	30	25	mA	14
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2V; f = 0	I <sub>SB2</sub>	0.4	3	3	3	3	3	3	3	mA	14

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz Vcc = 5V	C <sub>I</sub>	5	pF	4
Output Capacitance		C <sub>O</sub>	7	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

**FAST SRAM**

DESCRIPTION	SYM	-8*		-10		-12		-15		-20		-25		-35		UNITS	NOTES
		MIN	MAX														
<b>READ Cycle</b>																	
READ cycle time	t <sub>RC</sub>	8		10		12		15		20		25		35		ns	
Address access time	t <sub>AA</sub>	8		10		12		15		20		25		35		ns	
Chip Enable access time	t <sub>ACE</sub>	7		9		10		12		15		20		30		ns	
Output hold from address change	t <sub>OH</sub>	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t <sub>LZCE</sub>	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	t <sub>HZCE</sub>		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	t <sub>PU</sub>	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	t <sub>PD</sub>	8		10		12		15		20		25		35		ns	
Output Enable access time	t <sub>AOE</sub>	3		4		5		6		7		8		15		ns	
Output Enable to output in Low-Z	t <sub>LZOE</sub>	0		0		0		0		0		0		0		ns	
Output disable to output in High-Z	t <sub>HZOE</sub>		4		4		5		6		7		8		8	ns	6
<b>WRITE Cycle</b>																	
WRITE cycle time	t <sub>WC</sub>	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	t <sub>CW</sub>	8		9		10		12		15		20		25		ns	
Address valid to end of write	t <sub>AW</sub>	8		9		11		12		15		20		25		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		0		0		0		ns	
Address hold from end of write	t <sub>AH</sub>	0		0		0		0		0		0		0		ns	
WRITE pulse width	t <sub>WP1</sub>	7		8		9		12		15		18		20		ns	
WRITE pulse width	t <sub>WP2</sub>	8		9		10		14		18		20		25		ns	
Data setup time	t <sub>DS</sub>	5		6		7		8		10		10		12		ns	
Data hold time	t <sub>DH</sub>	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	t <sub>LZWE</sub>	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t <sub>HZWE</sub>		4		5		5		6		8		8		8	ns	6

\*These specifications are preliminary.

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE, <sup>t</sup>HZWE and <sup>t</sup>HZOE are specified with C<sub>L</sub> = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE.
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. <sup>t</sup>RC = Read Cycle Time.
12. Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications, refer to page 1-173.
14. Typical values are measured at 5V, 25°C and 20ns cycle time.

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	I <sub>CCDR</sub>	V <sub>CC</sub> = 2V	95	250	μA	
	V <sub>CC</sub> = 3V		125	400	μA		
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




**FAST SRAM**

**READ CYCLE NO. 1 8, 9**




**READ CYCLE NO. 2 7, 8, 10**





 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 1**  
(Write Enable Controlled) <sup>7, 12</sup>




**NOTE:** Output enable ( $\overline{OE}$ ) is inactive (HIGH).

**WRITE CYCLE NO. 2**  
(Chip Enable Controlled)



**WRITE CYCLE NO. 3**  
(Write Enable Controlled)



# SRAM

# 16K x 4 SRAM

WITH SEPARATE INPUTS  
AND OUTPUTS

**FAST SRAM**

## FEATURES

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V  $\pm 10\%$  power supply
- Easy memory expansion with  $\overline{CE1}$ ,  $\overline{CE2}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible
- MT5C6406 – output tracks input during WRITE
- MT5C6407 – output High-Z during WRITE

## OPTIONS

- Timing
 

8ns access (preliminary)	- 8
10ns access	-10
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
35ns access	-35

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Plastic SOJ (300 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.
- 2V data retention L
- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT


## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design. The x4 configuration features separate data input and output.

## PIN ASSIGNMENT (Top View)

### 28-Pin DIP (A-9)




### 28-Pin SOJ (E-8)



Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	CE1	CE2	OE	WE	OUTPUT	POWER
STANDBY	H	X	X	X	HIGH-Z	STANDBY
STANDBY	X	H	X	X	HIGH-Z	STANDBY
READ	L	L	L	H	Q	ACTIVE
READ	L	L	H	H	HIGH-Z	ACTIVE
WRITE (1)	L	L	X	L	HIGH-Z	ACTIVE
WRITE (2)	L	L	L	L	D	ACTIVE
WRITE (2)	L	L	H	L	HIGH-Z	ACTIVE

**NOTE:** 1. MT5C6407 ONLY  
2. MT5C6406 ONLY

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....-1V to +7V  
 Storage Temperature (Plastic) .....-55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current .....50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> + 1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disable 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX							UNITS	NOTES
				-8	-10	-12	-15	-20	-25	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/τRC Outputs Open	I <sub>CC</sub>	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/τRC Outputs Open	I <sub>SB1</sub>	20	55	50	45	40	35	30	25	mA	14
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2V; f = 0	I <sub>SB2</sub>	0.4	3	3	3	3	3	3	3	mA	14

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	5	pF	4
Output Capacitance		C <sub>O</sub>	7	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

DESCRIPTION	SYM	-8*		-10		-12		-15		-20		-25		-35		UNITS	NOTES
		MIN	MAX														
<b>READ Cycle</b>																	
READ cycle time	t <sub>RC</sub>	8		10		12		15		20		25		35		ns	
Address access time	t <sub>AA</sub>		8		10		12		15		20		25		35	ns	
Chip Enable access time	t <sub>ACE</sub>		7		9		10		12		15		20		30	ns	
Output hold from address change	t <sub>OH</sub>	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t <sub>LZCE</sub>	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	t <sub>HZCE</sub>		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	t <sub>PU</sub>	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	t <sub>PD</sub>		8		10		12		15		20		25		35	ns	
Output Enable access time	t <sub>AOE</sub>		3		4		5		6		7		8		15	ns	
Output Enable to output in Low-Z	t <sub>LZOE</sub>	0		0		0		0		0		0		0		ns	
Output disable to output in High-Z	t <sub>HZOE</sub>		4		4		5		6		7		8		8	ns	6
<b>WRITE Cycle</b>																	
WRITE cycle time	t <sub>WC</sub>	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	t <sub>CW</sub>	8		9		10		12		15		20		25		ns	
Address valid to end of write	t <sub>AW</sub>	8		9		11		12		15		20		25		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		0		0		0		ns	
Address hold from end of write	t <sub>AH</sub>	0		0		0		0		0		0		0		ns	
WRITE pulse width	t <sub>WP</sub>	7		8		9		12		15		18		20		ns	
Data setup time	t <sub>DS</sub>	5		6		7		8		10		10		12		ns	
Data hold time	t <sub>DH</sub>	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	t <sub>LZWE</sub>	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t <sub>HZWE</sub>		4		5		5		6		8		8		8	ns	6
Write Enable to output valid	t <sub>AWE</sub>		10		12		14		17		20		25		35	ns	
Data valid to output valid	t <sub>ADV</sub>		10		12		14		17		20		25		35	ns	

\*These specifications are preliminary.

**AC TEST CONDITIONS**

Input pulse levels .....	Vss to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to Vss (GND).
2. -3V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE, <sup>t</sup>HZWE and <sup>t</sup>HZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. <sup>t</sup>RC = Read Cycle Time.
12. Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications, refer to page 1-173.
14. Typical values are measured at 5V, 25°C and 20ns cycle time.

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	Vcc = 2V	IccDR		95	250	μA	
		Vcc = 3V			125	400	μA	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11

**LOW Vcc DATA RETENTION WAVEFORM**





DON'T CARE  
 UNDEFINED


**READ CYCLE NO. 1** 8, 9




**READ CYCLE NO. 2** 7, 8, 10



**WRITE CYCLE NO. 1**  
(Chip Enable Controlled)



**WRITE CYCLE NO. 2**  
(Write Enable Controlled) <sup>7, 12</sup>



 DON'T CARE  
 UNDEFINED

**FAST SRAM**

# SRAM

# 64K x 4 SRAM

**FAST SRAM**

## FEATURES

- High speed: 15, 20, 25, 30, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +5V  $\pm 10\%$  power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and outputs are TTL compatible

## OPTIONS

### Timing

- 15ns access
- 20ns access
- 25ns access
- 30ns access
- 35ns access
- 45ns access

## MARKING

### Packages

- |                        |      |
|------------------------|------|
| Plastic DIP (300 mil)  | None |
| Plastic SOJ (300 mil)  | DJ   |
| Plastic SOIC (300 mil) | SG   |

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

### 2V data retention

L

### Temperature

- |                              |    |
|------------------------------|----|
| Industrial (-40°C to +85°C)  | IT |
| Automotive (-40°C to +125°C) | AT |
| Extended (-55°C to +125°C)   | XT |

## GENERAL DESCRIPTION


The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design.


Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode

## PIN ASSIGNMENT (Top View)


### 24-Pin DIP (A-7)



### 24-Pin SOJ (E-4)




### 24-Pin SOIC (F-1)



when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	CE	WE	DQ	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	D	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX						UNITS	NOTES
				-15	-20	-25	-30	-35	-45		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/ t <sub>RC</sub> Outputs Open	I <sub>CC</sub>	75	140	120	110	95	90	90	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/ t <sub>RC</sub> Outputs Open	I <sub>SB1</sub>	11	30	30	25	25	25	25	mA	14
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	.04	5	5	5	5	7	7	mA	14

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>i</sub>	6	pF	4
Output Capacitance		C <sub>o</sub>	5	pF	4

**FAST SRAM**

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5V \pm 10\%$ )

DESCRIPTION	SYM	-15		-20		-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX												
<b>READ Cycle</b>															
READ cycle time	$t_{RC}$	15		20		25		30		35		45		ns	
Address access time	$t_{AA}$		15		20		25		30		35		45	ns	
Chip Enable access time	$t_{ACE}$		15		20		25		30		35		45	ns	
Output hold from address change	$t_{OH}$	3		3		5		5		5		5		ns	
Chip Enable to output in Low-Z	$t_{LZCE}$	4		6		6		6		6		6		ns	
Chip disable to output in High-Z	$t_{HZCE}$		8		9		9		12		15		18	ns	6, 7
Chip Enable to power-up time	$t_{PU}$	0		0		0		0		0		0		ns	
Chip disable to power-down time	$t_{PD}$		15		20		25		30		35		45	ns	
<b>WRITE Cycle</b>															
WRITE cycle time	$t_{WC}$	15		20		20		25		30		35		ns	
Chip Enable to end of write	$t_{CW}$	10		15		15		18		20		25		ns	
Address valid to end of write	$t_{AW}$	10		15		15		18		20		25		ns	
Address setup time	$t_{AS}$	0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		ns	
WRITE pulse width	$t_{WP1}$	10		15		15		18		20		25		ns	
WRITE pulse width	$t_{WP2}$	12		15		15		18		20		25		ns	
Data setup time	$t_{DS}$	10		10		10		12		15		20		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	$t_{LZWE}$	4		5		5		5		5		5		ns	
Write Enable to output in High-Z	$t_{HZWE}$		7		10		10		12		15		18	ns	6

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. <sup>t</sup>RC = Read Cycle Time.
12. Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications, refer to page 1-175.
14. Typical values are measured at 5V, 25°C and 20ns cycle time.

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	I <sub>CCDR</sub>	V <sub>CC</sub> = 2V	95	300	μA	
	V <sub>CC</sub> = 3V			350	400	μA	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4, 10

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**





**FAST SRAM**


**READ CYCLE NO. 1 8, 9**




**READ CYCLE NO. 2 7, 8, 10**



**WRITE CYCLE NO. 1**  
(Chip Enable Controlled)



**WRITE CYCLE NO. 2**  
(Write Enable Controlled) <sup>7, 12</sup>



**FAST SRAM**

# SRAM

# 64K x 4 SRAM

WITH OUTPUT ENABLE

**FAST SRAM**

## FEATURES

- High speed: 15, 20, 25, 30, 35, and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access
  - 45ns access

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Plastic SOJ (300 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.
- 2V data retention L
- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT


## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) and output enable ( $\overline{OE}$ ) on this organization. These enhancements can place the outputs in High-Z for additional flexibility in system design.

## PIN ASSIGNMENT (Top View)

### 28-Pin DIP (A-9)




### 28-Pin SOJ (E-8)



Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and  $\overline{OE}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	$\overline{OE}$	$\overline{CE}$	$\overline{WE}$	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>cc</sub> = 5V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>cc</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>cc</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>cc</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX						UNITS	NOTES
				-15	-20	-25	-30	-35	-45		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{cc} = \text{MAX}$ f = MAX = 1/τ <sub>RC</sub> Outputs Open	I <sub>cc</sub>	75	140	120	110	95	90	90	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{cc} = \text{MAX}$ f = MAX = 1/τ <sub>RC</sub> Outputs Open	I <sub>SB1</sub>	11	30	30	25	25	25	25	mA	14
	$\overline{CE} \geq V_{cc} - 0.2V; V_{cc} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>ss</sub> + 0.2V V <sub>IH</sub> ≥ V <sub>cc</sub> - 0.2V; f = 0	I <sub>SB2</sub>	.04	5	5	5	5	7	7	mA	14

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>cc</sub> = 5V	C <sub>I</sub>	7	pF	4
Output Capacitance		C <sub>O</sub>	5	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ± 10%)

DESCRIPTION	SYM	-15		-20		-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX												
<b>READ Cycle</b>															
READ cycle time	t <sup>RC</sup>	15		20		25		30		35		45		ns	
Address access time	t <sup>AA</sup>		15		20		25		30		35		45	ns	
Chip Enable access time	t <sup>ACE</sup>		15		20		25		30		35		45	ns	
Output hold from address change	t <sup>OH</sup>	3		3		5		5		5		5		ns	
Chip Enable to output in Low-Z	t <sup>LZCE</sup>	4		6		6		6		6		6		ns	
Chip disable to output in High-Z	t <sup>HZCE</sup>		8		9		9		12		15		18	ns	6, 7
Chip Enable to power-up time	t <sup>PU</sup>	0		0		0		0		0		0		ns	
Chip disable to power-down time	t <sup>PD</sup>		15		20		25		30		35		45	ns	
Output Enable access time	t <sup>AOE</sup>		8		8		8		10		12		15	ns	
Output Enable to output in Low-Z	t <sup>LZOE</sup>	0		0		0		0		0		0		ns	
Output disable to output in High-Z	t <sup>HZOE</sup>		6		7		7		10		12		15	ns	
<b>WRITE Cycle</b>															
WRITE cycle time	t <sup>WC</sup>	15		20		20		25		30		35		ns	
Chip Enable to end of write	t <sup>CW</sup>	10		15		15		18		20		25		ns	
Address valid to end of write	t <sup>AW</sup>	10		15		15		18		20		25		ns	
Address setup time	t <sup>AS</sup>	0		0		0		0		0		0		ns	
Address hold from end of write	t <sup>AH</sup>	0		0		0		0		0		0		ns	
WRITE pulse width	t <sup>WP1</sup>	10		15		15		18		20		25		ns	
WRITE pulse width	t <sup>WP2</sup>	12		15		15		18		20		25		ns	
Data setup time	t <sup>DS</sup>	7		10		10		12		15		20		ns	
Data hold time	t <sup>DH</sup>	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	t <sup>LZWE</sup>	4		5		5		5		5		5		ns	
Write Enable to output in High-Z	t <sup>HZWE</sup>		7		10		10		12		15		18	ns	6

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2

**NOTES**

1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE, <sup>t</sup>HZOE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.




Fig. 1 OUTPUT LOAD EQUIVALENT





Fig. 2 OUTPUT LOAD EQUIVALENT

8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. <sup>t</sup>RC = Read Cycle Time.
12. Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications, refer to page 1-175.
14. Typical values are measured at 5V, 25°C and 25ns cycle time.

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V <sub>CC</sub> = 2V	I <sub>CCDR</sub>	95	300	μA	
		V <sub>CC</sub> = 3V		350	400	μA	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




**FAST SRAM**

**READ CYCLE NO. 1** 8, 9




**READ CYCLE NO. 2** 7, 8, 10




 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 1**  
(Write Enable Controlled)<sup>7, 12</sup>




**NOTE:** Output enable ( $\overline{OE}$ ) is inactive (HIGH).

**WRITE CYCLE NO. 2**  
(Chip Enable Controlled)



 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 3**  
(Write Enable Controlled) <sup>7, 12</sup>



# SRAM

# 256K x 4 SRAM WITH OUTPUT ENABLE

**FAST SRAM**

## FEATURES

- High speed: 20, 25, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible
- Fast Output Enable access time: 8ns

## OPTIONS

- Timing
  - 20ns access
  - 25ns access
  - 35ns access
  - 45ns access

## MARKING

- Packages
 

Plastic DIP (400 mil)	None
Plastic SOJ (400 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.
- 2V data retention L
- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT


## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

## PIN ASSIGNMENT (Top View)

### 28-Pin DIP (A-10)




### 28-Pin SOJ (E-9)



Writing to this device is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH while output enable ( $\overline{OE}$ ) and  $\overline{CE}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**



**NOTE:** The two least significant row address bits (A11 and A3) are encoded using a gray code.

**TRUTH TABLE**

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX				UNITS	NOTES
				-20	-25	-35	-45		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/ t <sub>RC</sub> Outputs Open	I <sub>CC</sub>	95	140	125	115	110	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/ t <sub>RC</sub> Outputs Open	I <sub>SB1</sub>	17	35	30	25	25	mA	14
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	0.4	5	5	5	5	mA	14
"L" version only	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	0.3	1.5	1.5	1.5	1.5	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	8	pF	4
Output Capacitance		C <sub>O</sub>	8	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5V \pm 10\%$ )

DESCRIPTION	SYM	-20		-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>											
READ cycle time	$t_{RC}$	20		25		35		45		ns	
Address access time	$t_{AA}$		20		25		35		45	ns	
Chip Enable access time	$t_{ACE}$		20		25		35		45	ns	
Output hold from address change	$t_{OH}$	5		5		5		5		ns	
Chip Enable to output in Low-Z	$t_{LZCE}$	5		5		5		5		ns	
Chip disable to output in High-Z	$t_{HZCE}$		8		10		15		18	ns	6, 7
Chip Enable to power-up time	$t_{PU}$	0		0		0		0		ns	
Chip disable to power-down time	$t_{PD}$		20		25		35		45	ns	
Output Enable access time	$t_{AOE}$		6		8		12		15	ns	
Output Enable to output in Low-Z	$t_{LZOE}$	0		0		0		0		ns	
Output disable to output in High-Z	$t_{HZOE}$		6		10		12		15	ns	6
<b>WRITE Cycle</b>											
WRITE cycle time	$t_{WC}$	20		25		35		45		ns	
Chip Enable to end of write	$t_{CW}$	12		15		20		25		ns	
Address valid to end of write	$t_{AW}$	12		15		20		25		ns	
Address setup time	$t_{AS}$	0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		ns	
WRITE pulse width	$t_{WP1}$	12		15		20		25		ns	
WRITE pulse width	$t_{WP2}$	15		15		20		25		ns	
Data setup time	$t_{DS}$	8		10		15		20		ns	
Data hold time	$t_{DH}$	0		0		0		0		ns	
Write disable to output in Low-Z	$t_{LZWE}$	5		5		5		5		ns	
Write Enable to output in High-Z	$t_{HZWE}$	0	8	0	10	0	15	0	18	ns	6, 7

**AC TEST CONDITIONS**

Input pulse levels .....	Vss to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

- All voltages referenced to Vss (GND).
- 3V for pulse width < 20ns.
- Icc is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- <sup>t</sup>HZCE, <sup>t</sup>HZOE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
- $\overline{WE}$  is HIGH for READ cycle.
- Device is continuously selected. All chip enables and output enables are held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- <sup>t</sup>RC = Read Cycle Time.
- Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
- For automotive, industrial and extended temperature specifications, refer to page 1-177.
- Typical values are measured at 5V, 25°C and 25ns cycle time.

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES				
Vcc for Retention Data		V <sub>DR</sub>	2		—	V					
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$	I <sub>CCDR</sub>									
	$V_{IN} \geq (V_{CC} - 0.2V)$							V <sub>CC</sub> = 2V	35	200	μA
	or ≤ 0.2V							V <sub>CC</sub> = 3V	70	400	μA
		V <sub>CC</sub> = 5V	250	1,300	μA						
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4				
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11				

**LOW Vcc DATA RETENTION WAVEFORM**




**FAST SRAM**

**READ CYCLE NO. 1 8, 9**




**READ CYCLE NO. 2 7, 8, 10**




 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 1**  
(Write Enable Controlled) <sup>12</sup>




**NOTE:** Output enable ( $\overline{OE}$ ) is inactive (HIGH).

**WRITE CYCLE NO. 2**  
(Chip Enable Controlled)



 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 3**  
(Write Enable Controlled) 7, 12



# SRAM

# 1 MEG x 4 SRAM

WITH OUTPUT ENABLE

## FEATURES

- High speed: 20, 25, 35 and 55ns
- High-performance, low-power, CMOS double-metal process
- Single +5V  $\pm 10\%$  power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible
- Fast Output Enable access time: 8ns

## OPTIONS

- Timing
 

20ns access	-20
25ns access	-25
35ns access	-35
55ns access	-55
- Packages
 

Plastic SOJ (400 mil)	DJ
-----------------------	----

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.
- 2V data retention
 


	L
--	---
- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT

## MARKING

## PIN ASSIGNMENT (Top View)

### 32-Pin SOJ (E-11)



## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to this device is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH while output enable ( $\overline{OE}$ ) and  $\overline{CE}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



# SRAM

# 1 MEG x 4 SRAM

WITH OUTPUT ENABLE

## FEATURES

- High speed: 12, 15 and 17ns
- High-performance, low-power, CMOS double-metal process
- Multiple center power and ground pins
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible
- Fast Output Enable access time: 6ns

## OPTIONS

- Timing
  - 12ns access
  - 15ns access
  - 17ns access

## MARKING

-12  
-15  
-17

- Packages

Plastic SOJ (400 mil) DJ  
Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.


- 2V data retention L

- Temperature

Industrial	(-40°C to +85°C)	IT
Automotive	(-40°C to +125°C)	AT
Extended	(-55°C to +125°C)	XT

## PIN ASSIGNMENT (Top View)

### 32-Pin SOJ (E-11)



## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

This device offers multiple center and ground pins for very high performance. For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to this device is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH while output enable ( $\overline{OE}$ ) and  $\overline{CE}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**NEW**

**FAST SRAM**

# SRAM

# 2K x 8 SRAM

**FAST SRAM**

## FEATURES

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V  $\pm 10\%$  power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible

## OPTIONS

- **Timing**

8ns access (preliminary)	- 8
10ns access	-10
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
35ns access	-35
- **Packages**

Plastic DIP (300 mil)	None
Plastic SOJ (300 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.
- **2V data retention**

	L
--	---
- **Temperature**

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT

## MARKING


## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design.

## PIN ASSIGNMENT (Top View)

### 24-Pin DIP (A-7)



### 24-Pin SOJ (E-4)




Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**

**FAST SRAM**



**TRUTH TABLE**

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....	-1V to +7V
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX						UNITS	NOTES	
				-8	-10	-12	-15	-20	-25			-35
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/τRC Outputs Open	I <sub>CC</sub>	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/τRC Outputs Open	I <sub>SB1</sub>	20	55	50	45	40	35	30	25	mA	14
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	0.4	3	3	3	3	3	3	3	mA	14

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	5	pF	4
Output Capacitance		C <sub>O</sub>	7	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5V \pm 10\%$ )

**FAST SRAM**

DESCRIPTION	SYM	-8*		-10		-12		-15		-20		-25		-35		UNITS	NOTES
		MIN	MAX														
<b>READ Cycle</b>																	
READ cycle time	$t_{RC}$	8		10		12		15		20		25		35		ns	
Address access time	$t_{AA}$		8		10		12		15		20		25		35	ns	
Chip Enable access time	$t_{ACE}$		7		9		10		12		15		20		30	ns	
Output hold from address change	$t_{OH}$	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	$t_{LZCE}$	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	$t_{HZCE}$		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	$t_{PU}$	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	$t_{PD}$		8		10		12		15		20		25		35	ns	
Output Enable access time	$t_{AOE}$		4		5		6		7		8		8		15	ns	
Output Enable to output in Low-Z	$t_{LZOE}$	0		0		0		0		0		0		0		ns	
Output disable to output in High-Z	$t_{HZOE}$		4		5		5		6		7		8		8	ns	6
<b>WRITE Cycle</b>																	
WRITE cycle time	$t_{WC}$	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	$t_{CW}$	8		9		10		12		15		20		25		ns	
Address valid to end of write	$t_{AW}$	8		9		11		12		15		20		25		ns	
Address setup time	$t_{AS}$	0		0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		0		ns	
WRITE pulse width	$t_{WP1}$	7		8		9		12		15		18		20		ns	
WRITE pulse width	$t_{WP2}$	8		9		10		14		18		20		25		ns	
Data setup time	$t_{DS}$	5		6		7		8		10		10		12		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	$t_{LZWE}$	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	$t_{HZWE}$		4		5		5		6		8		8		8	ns	6

\*These specifications are preliminary.

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>ss</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>cc</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE, <sup>t</sup>HZWE and <sup>t</sup>HZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE.
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. <sup>t</sup>RC = Read Cycle Time.
12. Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications, refer to page 1-171.
14. Typical values are measured at 5V, 25°C and 20ns cycle time.


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
V <sub>cc</sub> for Retention Data		V <sub>DR</sub>	2		—	V		
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$ $V_{IN} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	I <sub>ccDR</sub>	V <sub>cc</sub> = 2V		95	250	μA	
	V <sub>cc</sub> = 3V			125	400	μA		
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4	
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11	



**LOW V<sub>cc</sub> DATA RETENTION WAVEFORM**




**READ CYCLE NO. 1** 8, 9



**READ CYCLE NO. 2** 7, 8, 10




**WRITE CYCLE NO. 1**  
(Write Enable Controlled)<sup>12</sup>



**NOTE:** Output enable ( $\overline{OE}$ ) is inactive (HIGH).


**WRITE CYCLE NO. 2**  
(Chip Enable Controlled)



 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 3**  
(Write Enable Controlled) 7, 12

**FAST SRAM**



# SRAM

# 8K x 8 SRAM

**FAST SRAM**

## FEATURES

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}1$ ,  $CE2$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 8ns access (preliminary) - 8
  - 10ns access -10
  - 12ns access -12
  - 15ns access -15
  - 20ns access -20
  - 25ns access -25
  - 30ns access -30
  - 35ns access -35

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Plastic SOJ (300 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.
- 2V data retention L
- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT


## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high-speed memory applications, Micron offers two chip enables on the x8 organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design.

## PIN ASSIGNMENT (Top View)

### 28-Pin DIP (A-9)




### 28-Pin SOJ (E-8)



Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	CE1	CE2	OE	WE	DQ	POWER
STANDBY	H	X	X	X	HIGH-Z	STANDBY
STANDBY	X	L	X	X	HIGH-Z	STANDBY
READ	L	H	H	L	Q	ACTIVE
READ	L	H	H	H	HIGH-Z	ACTIVE
WRITE	L	H	L	X	D	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc supply relative to Vss .....-1.0V to +7.0V  
 Storage Temperature (Plastic) .....-55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current .....50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> + 1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX							UNITS	NOTES
				-8	-10	-12	-15	-20	-25	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/τ <sub>RC</sub> Outputs Open	I <sub>CC</sub>	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/τ <sub>RC</sub> Outputs Open	I <sub>SB1</sub>	20	55	50	45	40	35	30	25	mA	14
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2V; f = 0	I <sub>SB2</sub>	0.4	3	3	3	3	3	3	3	3	mA

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	5	pF	4
Output Capacitance		C <sub>O</sub>	7	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5V \pm 10\%$ )

**FAST SRAM**

DESCRIPTION	SYM	-8*		-10		-12		-15		-20		-25		-35		UNITS	NOTES
		MIN	MAX														
<b>READ Cycle</b>																	
READ cycle time	$t_{RC}$	8		10		12		15		20		25		35		ns	
Address access time	$t_{AA}$		8		10		12		15		20		25		35	ns	
Chip Enable access time	$t_{ACE}$		7		9		10		12		15		20		30	ns	
Output hold from address change	$t_{OH}$	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	$t_{LZCE}$	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	$t_{HZCE}$		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	$t_{PU}$	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	$t_{PD}$		8		10		12		15		20		25		35	ns	
Output Enable access time	$t_{AOE}$		4		5		6		7		8		8		15	ns	
Output Enable to output in Low-Z	$t_{LZOE}$	0		0		0		0		0		0		0		ns	
Output disable to output in High-Z	$t_{HZOE}$		4		5		5		6		7		8		8	ns	6
<b>WRITE Cycle</b>																	
WRITE cycle time	$t_{WC}$	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	$t_{CW}$	8		9		10		12		15		20		25		ns	
Address valid to end of write	$t_{AW}$	8		9		11		12		15		20		25		ns	
Address setup time	$t_{AS}$	0		0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		0		ns	
WRITE pulse width	$t_{WP1}$	7		8		9		12		15		18		20		ns	
WRITE pulse width	$t_{WP2}$	8		9		10		14		18		20		25		ns	
Data setup time	$t_{DS}$	5		6		7		8		10		10		12		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	$t_{LZWE}$	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	$t_{HZWE}$		4		5		5		6		8		8		8	ns	6

\*These specifications are preliminary.

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE, <sup>t</sup>HZWE and <sup>t</sup>HZOE are specified with C<sub>L</sub> = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE.
8. WE is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. <sup>t</sup>RC = Read Cycle Time.
12. Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications, refer to page 1-173.
14. Typical values are measured at 5V, 25°C and 20ns cycle time.


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V <sub>CC</sub> = 2V	I <sub>CCDR</sub>	95	250	μA	
		V <sub>CC</sub> = 3V		125	400	μA	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11



**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




**READ CYCLE NO. 1 8, 9**



**READ CYCLE NO. 2 7, 8, 10**




**WRITE CYCLE NO. 1**  
(Write Enable Controlled) <sup>12</sup>




**NOTE:** Output enable ( $\overline{OE}$ ) is inactive (HIGH).

**WRITE CYCLE NO. 2**  
(Chip Enable Controlled)



 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 3**  
(Write Enable Controlled) 7, 12



# SRAM

# 32K x 8 SRAM

**FAST SRAM**

## FEATURES

- High speed: 15, 20, 25, 30, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access
  - 45ns access

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	W
Plastic SOJ (300 mil)	DJ
Plastic ZIP	Z

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

- 2V data retention L
- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT

## GENERAL DESCRIPTION


The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) and output enable ( $\overline{OE}$ ) on this organization. These enhancements can place the outputs in High-Z for additional flexibility in system design.


Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and  $\overline{OE}$  go

## PIN ASSIGNMENT (Top View)


### 28-Pin DIP (A-9, A-11)



### 28-Pin SOJ (E-8)




### 28-Pin ZIP (C-5)



LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX						UNITS	NOTES
				-15	-20	-25	-30	-35	-45		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/1RC Outputs Open	I <sub>CC</sub>	75	140	120	110	95	90	90	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/1RC Outputs Open	I <sub>SB1</sub>	11	30	30	25	25	25	25	mA	14
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2V; f = 0	I <sub>SB2</sub>	.04	5	5	5	5	7	7	mA	14

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	6	pF	4
Output Capacitance		C <sub>O</sub>	5	pF	4

**FAST SRAM**

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$ )

DESCRIPTION	SYM	-15		-20		-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX												
<b>READ Cycle</b>															
READ cycle time	$t_{RC}$	15		20		25		30		35		45		ns	
Address access time	$t_{AA}$		15		20		25		30		35		45	ns	
Chip Enable access time	$t_{ACE}$		15		20		25		30		35		45	ns	
Output hold from address change	$t_{OH}$	3		3		5		5		5		5		ns	
Chip Enable to output in Low-Z	$t_{LZCE}$	4		6		6		6		6		6		ns	
Chip disable to output in High-Z	$t_{HZCE}$		8		9		9		12		15		18	ns	6, 7
Chip Enable to power-up time	$t_{PU}$	0		0		0		0		0		0		ns	
Chip disable to power-down time	$t_{PD}$		15		20		25		30		35		45	ns	
Output Enable access time	$t_{AOE}$		8		8		8		10		12		15	ns	
Output Enable to output in Low-Z	$t_{LZOE}$	0		0		0		0		0		0		ns	
Output disable to output in High-Z	$t_{HZOE}$		6		7		7		10		12		15	ns	
<b>WRITE Cycle</b>															
WRITE cycle time	$t_{WC}$	15		20		20		25		30		35		ns	
Chip Enable to end of write	$t_{CW}$	10		15		15		18		20		25		ns	
Address valid to end of write	$t_{AW}$	10		15		15		18		20		25		ns	
Address setup time	$t_{AS}$	0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		ns	
WRITE pulse width	$t_{WP1}$	10		15		15		18		20		25		ns	
WRITE pulse width	$t_{WP2}$	12		15		15		18		20		25		ns	
Data setup time	$t_{DS}$	7		10		10		12		15		20		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	$t_{LZWE}$	4		5		5		5		5		5		ns	
Write Enable to output in High-Z	$t_{HZWE}$		7		10		10		12		15		18	ns	6

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE, <sup>t</sup>HZOE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. <sup>t</sup>RC = Read Cycle Time.
12. Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications, refer to page 1-175.
14. Typical values are measured at 5V, 25°C and 20ns cycle time.


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	I <sub>CCDR</sub>	V <sub>CC</sub> = 2V	95	300	μA	
	V <sub>CC</sub> = 3V		350	400	μA		
Chip Deselect to Data Retention Time		<sup>t</sup> C <sub>DR</sub>	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11


**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**



**READ CYCLE NO. 1** <sup>8, 9</sup>




**READ CYCLE NO. 2** <sup>7, 8, 10</sup>




 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 1**  
(Write Enable Controlled) <sup>12</sup>




**NOTE:** Output enable ( $\overline{OE}$ ) is inactive (HIGH).

**WRITE CYCLE NO. 2**  
(Chip Enable Controlled)



 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 3**  
(Write Enable Controlled) <sup>7, 12</sup>



# SRAM

# 128K x 8 SRAM

WITH OUTPUT ENABLE

**FAST SRAM**

## FEATURES

- High speed: 20, 25, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE1}$ , CE2 and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible
- Fast Output Enable access time: 8ns

## OPTIONS

- Timing
  - 20ns access
  - 25ns access
  - 35ns access
  - 45ns access

## MARKING

- Packages
 

Plastic DIP (400 mil)	None
Plastic DIP (600 mil)	W
Plastic SOJ (400 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.
- 2V data retention L
- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT

## GENERAL DESCRIPTION


The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers dual chip enables ( $\overline{CE1}$ , CE2). This enhancement can place the outputs in High-Z for additional flexibility in system design.


Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE1}$  inputs are both LOW and CE2 is

## PIN ASSIGNMENT (Top View)

### 32-Pin DIP (A-12, A-13)




### 32-Pin SOJ (E-11)



HIGH. Reading is accomplished when  $\overline{WE}$  and CE2 remain HIGH and  $\overline{CE1}$  goes LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**



**NOTE:** The two least significant row address bits (A8 and A6) are encoded using a gray code.

**TRUTH TABLE**

MODE	$\overline{OE}$	$\overline{CE1}$	$\overline{CE2}$	$\overline{WE}$	DQ	POWER
STANDBY	X	H	X	X	HIGH-Z	STANDBY
STANDBY	X	X	L	X	HIGH-Z	STANDBY
READ	L	L	H	H	Q	ACTIVE
READ	H	L	H	H	HIGH-Z	ACTIVE
WRITE	X	L	H	L	D	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX				UNITS	NOTES
				-20	-25	-35	-45		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/τRC Outputs Open	I <sub>CC</sub>	95	140	125	115	110	mA	3, 15
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/τRC Outputs Open	I <sub>SB1</sub>	17	35	30	25	25	mA	15
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	0.4	5	5	5	5	mA	15
"L" version only	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	0.3	1.5	1.5	1.5	1.5	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	8	pF	4
Output Capacitance		C <sub>O</sub>	8	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 14) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5V \pm 10\%$ )

**FAST SRAM**

DESCRIPTION	SYM	-20		-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>											
READ cycle time	$t_{RC}$	20		25		35		45		ns	
Address access time	$t_{AA}$		20		25		35		45	ns	
Chip Enable access time	$t_{ACE}$		20		25		35		45	ns	
Output hold from address change	$t_{OH}$	5		5		5		5		ns	
Chip Enable to output in Low-Z	$t_{LZCE}$	5		5		5		5		ns	
Chip disable to output in High-Z	$t_{HZCE}$		8		10		15		18	ns	6, 7
Chip Enable to power-up time	$t_{PU}$	0		0		0		0		ns	
Chip disable to power-down time	$t_{PD}$		20		25		35		45	ns	
Output Enable access time	$t_{AOE}$		6		8		12		15	ns	
Output Enable to output in Low-Z	$t_{LZOE}$	0		0		0		0		ns	
Output disable to output in High-Z	$t_{HZOE}$		6		10		12		15	ns	6
<b>WRITE Cycle</b>											
WRITE cycle time	$t_{WC}$	20		25		35		45		ns	
Chip Enable to end of write	$t_{CW}$	12		15		20		25		ns	
Address valid to end of write	$t_{AW}$	12		15		20		25		ns	
Address setup time	$t_{AS}$	0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		ns	
WRITE pulse width	$t_{WP1}$	12		15		20		25		ns	
WRITE pulse width	$t_{WP2}$	15		15		20		25		ns	
Data setup time	$t_{DS}$	8		10		15		20		ns	
Data hold time	$t_{DH}$	0		0		0		0		ns	
Write disable to output in Low-Z	$t_{LZWE}$	5		5		5		5		ns	
Write Enable to output in High-Z	$t_{HZWE}$	0	8	0	10	0	15	0	18	ns	6, 7

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>ss</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>cc</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE, <sup>t</sup>HZOE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
8. WE is HIGH for READ cycle.
9. Device is continuously selected. All chip enables and output enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. <sup>t</sup>RC = Read Cycle Time.
12. CE2 timing is the same as  $\overline{\text{CE1}}$  timing. The wave form is inverted.
13. Chip enable ( $\overline{\text{CE1}}$ , CE2) and write enable ( $\overline{\text{WE}}$ ) can initiate and terminate a WRITE cycle.
14. For automotive, industrial and extended temperature specifications, refer to page 1-177.
15. Typical values are measured at 5V, 25°C and 25ns cycle time.


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>cc</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{\text{CE1}} \geq (V_{\text{cc}} - 0.2\text{V})$ or $\text{CE2} \leq (V_{\text{ss}} + 0.2\text{V})$ $V_{\text{IN}} \geq (V_{\text{cc}} - 0.2\text{V})$ or $\leq 0.2\text{V}$	V <sub>cc</sub> = 2V	I <sub>ccDR</sub>	35	200	μA	
		V <sub>cc</sub> = 3V		70	400	μA	
		V <sub>cc</sub> = 5V		250	1,300	μA	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11


**LOW V<sub>cc</sub> DATA RETENTION WAVEFORM**



**READ CYCLE NO. 1 8, 9**




**READ CYCLE NO. 2 7, 8, 10, 12**




 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 1**  
(Write Enable Controlled) <sup>12, 13</sup>




**NOTE:** Output enable ( $\overline{OE}$ ) is inactive (HIGH).

**WRITE CYCLE NO. 2**  
(Chip Enable Controlled) <sup>12</sup>



 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 3**  
(Write Enable Controlled) 7, 12, 13



# SRAM

# 128K x 8 SRAM

WITH SINGLE CHIP ENABLE

## FEATURES

- High speed: 20, 25, 35, 45, 55 and 70ns
- Automatic Chip Enable power down
- All inputs and outputs are TTL compatible
- High-performance, low-power CMOS double-metal process
- Single +5V ±10% power supply
- Fast Output Enable access time: 8ns
- Replaces industry standard 128K x 8 multichip SRAM module

## OPTIONS

- Timing
- Packages

## MARKING

20ns access	-20
25ns access	-25
35ns access	-35
45ns access	-45
55ns access	-55*
70ns access	-70*

\*Electrical characteristics identical to those provided for the 45ns device.

Plastic DIP (400 mil)	None
Plastic DIP (600 mil)	W
Plastic SOJ (400 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

- 2V data retention L
- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT


## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is

## PIN ASSIGNMENT (Top View)

### 32-Pin DIP (A-12, A-13)




### 32-Pin SOJ (E-11)



accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

FUNCTIONAL BLOCK DIAGRAM



NOTE: The two least significant row address bits (A8 and A6) are encoded using a gray code.

TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ Vcc	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ Vcc	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX				UNITS	NOTES
				-20	-25	-35	-45		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>CC</sub>	95	140	125	115	110	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>SB1</sub>	17	35	30	25	25	mA	14
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ Vcc -0.2V; f = 0	I <sub>SB2</sub>	0.4	5	5	5	5	mA	14
"L" version only	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ Vcc -0.2V; f = 0	I <sub>SB2</sub>	0.3	1.5	1.5	1.5	1.5	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz Vcc = 5V	C <sub>I</sub>	8	pF	4
Output Capacitance		C <sub>O</sub>	8	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 (Note 5, 13) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5V \pm 10\%$ )

DESCRIPTION	SYM	-20		-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>											
READ cycle time	$t_{RC}$	20		25		35		45		ns	
Address access time	$t_{AA}$		20		25		35		45	ns	
Chip Enable access time	$t_{ACE}$		20		25		35		45	ns	
Output hold from address change	$t_{OH}$	5		5		5		5		ns	
Chip Enable to output in Low-Z	$t_{LZCE}$	5		5		5		5		ns	
Chip disable to output in High-Z	$t_{HZCE}$		8		10		15		18	ns	6, 7
Chip Enable to power-up time	$t_{PU}$	0		0		0		0		ns	
Chip disable to power-down time	$t_{PD}$		20		25		35		45	ns	
Output Enable access time	$t_{AOE}$		6		8		12		15	ns	
Output Enable to output in Low-Z	$t_{LZOE}$	0		0		0		0		ns	
Output disable to output in High-Z	$t_{HZOE}$		6		10		12		15	ns	6
<b>WRITE Cycle</b>											
WRITE cycle time	$t_{WC}$	20		25		35		45		ns	
Chip Enable to end of write	$t_{CW}$	12		15		20		25		ns	
Address valid to end of write	$t_{AW}$	12		15		20		25		ns	
Address setup time	$t_{AS}$	0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		ns	
WRITE pulse width	$t_{WP1}$	12		15		20		25		ns	
WRITE pulse width	$t_{WP2}$	15		15		20		25		ns	
Data setup time	$t_{DS}$	8		10		15		20		ns	
Data hold time	$t_{DH}$	0		0		0		0		ns	
Write disable to output in Low-Z	$t_{LZWE}$	5		5		5		5		ns	
Write Enable to output in High-Z	$t_{HZWE}$	0	8	0	10	0	15	0	18	ns	6, 7

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

- All voltages referenced to V<sub>ss</sub> (GND).
- 3V for pulse width < 20ns.
- I<sub>cc</sub> is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded, and  $f = \frac{1}{t_{RC} (MIN)}$  Hz.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- t<sub>HZCE</sub>, t<sub>HZOE</sub> and t<sub>HZWE</sub> are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub>.
- $\overline{WE}$  is HIGH for READ cycle.
- Device is continuously selected. Chip enable and output enables are held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- t<sub>RC</sub> = Read Cycle Time.
- Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
- For automotive, industrial and extended temperature specifications, refer to page 1-177.
- Typical values are measured at 5V, 25°C and 25ns cycle time.


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>cc</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$	V <sub>cc</sub> = 2V		35	200	μA	
	$V_{IN} \geq (V_{cc} - 0.2V)$	V <sub>cc</sub> = 3V		70	400	μA	
	or ≤ 0.2V	V <sub>cc</sub> = 5V		250	1,300	μA	
Chip Deselect to Data Retention Time		t <sub>CDR</sub>	0		—	ns	4
Operation Recovery Time		t <sub>R</sub>	t <sub>RC</sub>			ns	4, 11


**LOW V<sub>cc</sub> DATA RETENTION WAVEFORM**



READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10




 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 1**  
(Write Enable Controlled) <sup>12</sup>




**NOTE:** Output enable ( $\overline{OE}$ ) is inactive (HIGH).

**WRITE CYCLE NO. 2**  
(Chip Enable Controlled)



 DON'T CARE  
 UNDEFINED

WRITE CYCLE NO. 3  
(Write Enable Controlled) 7, 12



# SRAM

# 512K x 8 SRAM

WITH OUTPUT ENABLE

## FEATURES

- High speed: 20, 25, 35 and 55ns
- High-performance, low-power, CMOS double-metal process
- Single +5V  $\pm 10\%$  power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible
- Fast Output Enable access time: 8ns

## OPTIONS

- Timing
 

20ns access	-20
25ns access	-25
35ns access	-35
55ns access	-55
- Packages
 

Plastic SOJ (400 mil)	DJ
-----------------------	----

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.
- 2V data retention
 


	L
--	---
- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT

## MARKING

## PIN ASSIGNMENT (Top View)

### 32-Pin SOJ (E-11)



## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to this device is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH while output enable ( $\overline{OE}$ ) and  $\overline{CE}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**NEW** ■ **FAST SRAM**

# SRAM

# 512K x 8 SRAM

WITH OUTPUT ENABLE

## FEATURES

- High speed: 12, 15 and 17ns
- High-performance, low-power, CMOS double-metal process
- Multiple center power and ground pins
- Single +5V  $\pm 10\%$  power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible
- Fast Output Enable access time: 6ns

## OPTIONS

- Timing
 

12ns access
15ns access
17ns access

## MARKING

-12  
-15  
-17

- Packages

Plastic SOJ (400 mil)

DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

- 2V data retention

L

- Temperature

Industrial (-40°C to +85°C)

IT

Automotive (-40°C to +125°C)


AT

Extended (-55°C to +125°C)

XT

## PIN ASSIGNMENT (Top View)

### 36-Pin SOJ



## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

This device offers multiple center power and ground pins for very high performance. For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to this device is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH while output enable ( $\overline{OE}$ ) and  $\overline{CE}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**NEW**

**FAST SRAM**

# SRAM

# 32K x 9 SRAM

## FEATURES

- High speed: 15, 17, 20 and 25ns
- High-performance, low-power CMOS double-metal process
- Single +5V  $\pm 10\%$  power supply
- Easy memory expansion with  $\overline{CE1}$ , CE2 and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
 

15ns access	-15
17ns access	-17
20ns access	-20
25ns access	-25
- Packages
 

Plastic SOJ (300 mil)	DJ
-----------------------	----

 Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.
- 2V data retention
 


	L
--	---
- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT

## MARKING

## PIN ASSIGNMENT (Top View)

### 32-Pin SOJ (E-10)



## GENERAL DESCRIPTION


The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. They are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers dual chip enables ( $\overline{CE1}$ , CE2) and output enable ( $\overline{OE}$ ) control signals. This enhancement can place the outputs in High-Z for additional flexibility in system design. The dual chip enables may be used to directly address multiple banks of SRAM without external logic.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE1}$  inputs are both LOW while CE2 is HIGH. Reading is accomplished when  $\overline{WE}$  and CE2 remain HIGH while  $\overline{CE1}$  and  $\overline{OE}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	OE	CE1	CE2	WE	DQ	POWER
STANDBY	X	H	X	X	HIGH-Z	STANDBY
STANDBY	X	X	L	X	HIGH-Z	STANDBY
READ	L	L	H	H	Q	ACTIVE
READ	H	L	H	H	HIGH-Z	ACTIVE
WRITE	X	L	H	L	D	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....	-1V to +7V
Storage Temperature .....	-55°C to +150°C
Power Dissipation .....	1W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>cc</sub> = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>cc</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>cc</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>cc</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX				UNITS	NOTES
				-15	-17	-20	-25		
Power Supply Current: Operating	$\overline{CE1} \leq V_{IL}; CE2, \geq V_{IH}$ f = MAX = 1/4RC V <sub>cc</sub> = MAX; Outputs Open	I <sub>cc</sub>	75	145	130	120	110	mA	3, 14
Power Supply Current: Standby	$\overline{CE1} \geq V_{IH}; CE2 \leq V_{IL}$ f = MAX = 1/4RC V <sub>cc</sub> = MAX; Outputs Open	I <sub>SB1</sub>	11	35	35	30	30	mA	14
	$\overline{CE1} \geq V_{cc} - 0.2; V_{cc} = MAX$ CE2 and V <sub>IL</sub> ≤ V <sub>ss</sub> + 0.2 V <sub>IH</sub> ≥ V <sub>cc</sub> - 0.2; f = 0	I <sub>SB2</sub>	0.5	7	7	7	7	mA	14

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>cc</sub> = 5V	C <sub>I</sub>	7	pF	4
Output Capacitance		C <sub>O</sub>	5	pF	4

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

DESCRIPTION	SYM	-15		-17		-20		-25		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>											
READ cycle time	$t_{RC}$	15		17		20		25		ns	
Address access time	$t_{AA}$		15		17		20		25	ns	
Chip Enable access time	$t_{ACE}$		15		17		20		25	ns	
Output hold from address change	$t_{OH}$	3		3		3		5		ns	
Chip Enable to output in Low-Z	$t_{LZCE}$	4		4		4		4		ns	7
Chip disable to output in High-Z	$t_{HZCE}$		8		8		8		8	ns	6, 7
Chip Enable to power up time	$t_{PU}$	0		0		0		0		ns	
Chip disable to power down time	$t_{PD}$		15		17		20		25	ns	
Output Enable access time	$t_{AOE}$		8		8		8		8	ns	
Output Enable to output in Low-Z	$t_{LZOE}$	0		0		0		0		ns	
Output disable to output in High-Z	$t_{HZOE}$		7		7		7		7	ns	6
<b>WRITE Cycle</b>											
WRITE cycle time	$t_{WC}$	15		17		20		25		ns	
Chip Enable to end of write	$t_{CW}$	10		13		15		20		ns	
Address valid to end of write	$t_{AW}$	10		13		15		20		ns	
Address setup time	$t_{AS}$	0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		ns	
WRITE pulse width	$t_{WP1}$	10		13		15		20		ns	
WRITE pulse width	$t_{WP2}$	12		13		15		20		ns	
Data setup time	$t_{DS}$	7		8		10		10		ns	
Data hold time	$t_{DH}$	0		0		0		0		ns	
Write disable to output in Low-Z	$t_{LZWE}$	4		4		4		4		ns	7
Write Enable to output in High-Z	$t_{HZWE}$	0	7	0	8	0	10	0	10	ns	6, 7

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

- All voltages referenced to V<sub>ss</sub> (GND).
- 3V for pulse width < 20ns.
- I<sub>cc</sub> is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- t<sub>HZCE</sub>, t<sub>HZOE</sub> and t<sub>HZWE</sub> are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZWE</sub> is less than t<sub>LZWE</sub>.
- WE is HIGH for READ cycle.
- Device is continuously selected. All chip enables are held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- t<sub>RC</sub> = Read Cycle Time.
- CE2 timing is identical to CE1 timing. The waveform is inverted.
- Either CE1, CE2 or WE can initiate or terminate WRITE cycles.
- For automotive, industrial and extended temperature specifications, refer to page 1-175.
- Typical values are measured at 5V, 25°C and 20ns cycle time.


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>cc</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$ $V_{IN} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	V <sub>cc</sub> = 2V	I <sub>ccDR</sub>	200	400	μA	
		V <sub>cc</sub> = 3V		300	500	μA	
Chip Deselect to Data Retention Time		t <sub>CDR</sub>	0		—	ns	4
Operation Recovery Time		t <sub>R</sub>	t <sub>RC</sub>			ns	4, 11


**LOW V<sub>cc</sub> DATA RETENTION WAVEFORM**



**READ CYCLE NO. 1** 8, 9




**READ CYCLE NO. 2** 7, 8, 10, 12




 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 1**  
(Write Enable Controlled) <sup>12</sup>



**NOTE:** Output enable ( $\overline{OE}$ ) is inactive (HIGH).


**WRITE CYCLE NO. 2**  
(Chip Enable Controlled) <sup>12</sup>



 DON'T CARE  
 UNDEFINED

NEW FAST SRAM

WRITE CYCLE NO. 3  
(Write Enable Controlled) 7, 12, 13



# SRAM

# 128K x 9 SRAM

WITH SINGLE CHIP ENABLE

## FEATURES

- High speed: 17, 20, 25 and 35ns
- Automatic Chip Enable power down
- All inputs and outputs are TTL compatible
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Fast Output Enable access time: 6ns

## OPTIONS

- Timing
 

17ns access	-17
20ns access	-20
25ns access	-25
35ns access	-35
- Packages
 

Plastic SOJ (400 mil)	DJ
-----------------------	----

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.
- 2V data retention
 


	L
--	---
- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT

## MARKING

## PIN ASSIGNMENT (Top View)

### 32-Pin SOJ (E-11)



## GENERAL DESCRIPTION


The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is

accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	$\overline{OE}$	$\overline{CE}$	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>C</sub> ≤ 70°C; V<sub>cc</sub> = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>cc</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>cc</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>cc</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX				UNITS	NOTES
				-17	-20	-25	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{cc} = \text{MAX}$ f = MAX = 1/ t <sub>RC</sub> Outputs Open	I <sub>CC</sub>	95	160	140	125	115	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{cc} = \text{MAX}$ f = MAX = 1/ t <sub>RC</sub> Outputs Open	I <sub>SB1</sub>	17	40	35	30	25	mA	14
	$\overline{CE} \geq (V_{cc} - 0.2V); V_{cc} = \text{MAX}$ All Other Inputs ≤ 0.2V or ≥ (V <sub>cc</sub> - 0.2V); f = 0Hz	I <sub>SB2</sub>	0.4	5	5	5	5	mA	14
"L" version only	$\overline{CE} \geq (V_{cc} - 0.2V); V_{cc} = \text{MAX}$ All Other Inputs ≤ 0.2V or ≥ (V <sub>cc</sub> - 0.2V); f = 0Hz	I <sub>SB2</sub>	0.3	1.5	1.5	1.5	1.5	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>cc</sub> = 5V	C <sub>I</sub>	6	pF	4
Output Capacitance		C <sub>O</sub>	8	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C ≤ T<sub>C</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

DESCRIPTION	SYM	-17		-20		-25		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>											
READ cycle time	<sup>t</sup> RC	17		20		25		35		ns	
Address access time	<sup>t</sup> AA		17		20		25		35	ns	
Chip Enable access time	<sup>t</sup> ACE		17		20		25		35	ns	
Output hold from address change	<sup>t</sup> OH	5		5		5		5		ns	
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	5		5		5		5		ns	
Chip disable to output in High-Z	<sup>t</sup> HZCE		7		8		10		15	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		17		20		25		35	ns	
Output Enable access time	<sup>t</sup> AOE		5		6		8		12	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		ns	
Output disable to output in High-Z	<sup>t</sup> HZOE		5		6		10		12	ns	6
<b>WRITE Cycle</b>											
WRITE cycle time	<sup>t</sup> WC	17		20		25		35		ns	
Chip Enable to end of write	<sup>t</sup> CW	10		12		15		20		ns	
Address valid to end of write	<sup>t</sup> AW	10		12		15		20		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	10		12		15		20		ns	
WRITE pulse width	<sup>t</sup> WP2	13		15		15		20		ns	
Data setup time	<sup>t</sup> DS	7		8		10		15		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	5		5		5		5		ns	
Write Enable to output in High-Z	<sup>t</sup> HZWE	0	7	0	8	0	10	0	15	ns	6, 7

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

- All voltages referenced to V<sub>ss</sub> (GND).
- 3V for pulse width < 20ns.
- I<sub>cc</sub> is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded, and  $f = \frac{1}{t_{RC} (MIN)}$  Hz.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- <sup>t</sup>HZCE, <sup>t</sup>HZOE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE, and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
- $\overline{WE}$  is HIGH for READ cycle.
- Device is continuously selected. All chip enables and output enables are held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- <sup>t</sup>RC = Read Cycle Time.
- Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
- For automotive, industrial and extended temperature specifications, refer to page 1-177.
- Typical values are measured at 5V, 25°C and 25ns cycle time.


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>cc</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$ $V_{IN} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	V <sub>CC</sub> = 2V		35	200	μA	
		V <sub>CC</sub> = 3V		70	400	μA	
		V <sub>CC</sub> = 5V		250	1,300	μA	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11


**LOW V<sub>cc</sub> DATA RETENTION WAVEFORM**



READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10




 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 1**  
(Write Enable Controlled)<sup>12</sup>




**NOTE:** Output enable ( $\overline{OE}$ ) is inactive (HIGH).

**WRITE CYCLE NO. 2**  
(Chip Enable Controlled)



 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 3**  
(Write Enable Controlled) 7, 12



# SRAM

# 256K x 16 SRAM

## WITH OUTPUT ENABLE

### FEATURES

- High speed: 12, 15 and 17ns
- High-performance, low-power, CMOS double-metal process
- Multiple center power and ground pins
- Single +5V  $\pm 10\%$  power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- Separate upper and lower byte control ( $\overline{BHE}$ ,  $\overline{BLE}$ )
- All inputs and outputs are TTL compatible
- Fast Output Enable access time: 6ns

### OPTIONS

- Timing
  - 12ns access
  - 15ns access
  - 17ns access

### MARKING

-12  
-15  
-17

- Packages

Plastic SOJ (400 mil) DJ  
 Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

- 2V data retention


L

- Temperature

Industrial (-40°C to +85°C) IT  
 Automotive (-40°C to +125°C) AT  
 Extended (-55°C to +125°C) XT

### PIN ASSIGNMENT (Top View)

#### 44-Pin SOJ



### GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

This device offers multiple center power and ground pins for very high performance. For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to this device is accomplished when write enable

( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH while output enable ( $\overline{OE}$ ) and  $\overline{CE}$  go LOW. The high and low bytes of both the READ and WRITE operations are controlled by  $\overline{BHE}$  and  $\overline{BLE}$  respectively.

The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**NEW ■ FAST SRAM**

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA  
 \*\*IT ..... -40°C to +85°C  
 AT ..... -40°C to +125°C  
 XT ..... -55°C to +125°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(-40°C ≤ T<sub>A</sub> ≤ 85°C; -40°C ≤ T<sub>A</sub> ≤ 125°C; -55°C ≤ T<sub>A</sub> ≤ 125°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> + 1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX							UNITS	NOTES
			-8†	-10†	-12	-15	-20	-25	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = MAX$ f = MAX = 1/4RC Outputs Open	I <sub>CC</sub>	170	155	145	130	120	110	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = MAX$ f = MAX = 1/4RC Outputs Open	I <sub>SB1</sub>	65	60	55	45	40	35	35	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = MAX$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2V; f = 0	I <sub>SB2</sub>	5	5	5	5	5	5	5	mA	

† These are preliminary specifications.

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Data Retention	$\overline{CE} \geq (V_{CC} - 0.2V)$ V <sub>IN</sub> ≥ (V <sub>CC</sub> - 0.2V) or ≤ -0.2V	V <sub>CC</sub> = 2V	I <sub>CCDR</sub>	150	300	μA
		V <sub>CC</sub> = 3V		300	550	μA

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	5††	pF	4
Output Capacitance		C <sub>O</sub>	7	pF	4

†† The MT5C1601 device has an input capacitance maximum of 7pF.

**FAST SRAM**

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) (-40°C ≤ T<sub>A</sub> ≤ 85°C; -40°C ≤ T<sub>A</sub> ≤ 125°C; -55°C ≤ T<sub>A</sub> ≤ 125°C; V<sub>CC</sub> = 5V ±10%)

DESCRIPTION	SYM	-8*		-10		-12		-15		-20		-25		-35		UNITS	NOTES
		MIN	MAX														
<b>READ Cycle</b>																	
READ cycle time	t <sub>RC</sub>	8		10		12		15		20		25		35		ns	
Address access time	t <sub>AA</sub>		8		10		12		15		20		25		35	ns	
Chip Enable access time	t <sub>ACE</sub>		7		9		10		12		15		20		30	ns	
Output hold from address change	t <sub>OH</sub>	2		2		2		3		3		3		3		ns	
Chip Enable to output in Low-Z	t <sub>LZCE</sub>	1		2		2		3		3		3		3		ns	
Chip disable to output in High-Z	t <sub>HZCE</sub>		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	t <sub>PU</sub>	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	t <sub>PD</sub>		8		10		12		15		20		25		35	ns	
Output Enable access time	t <sub>AOE</sub>		4		5		6		7		8		8		15	ns	
Output Enable to output in Low-Z	t <sub>LZOE</sub>	0		0		0		0		0		0		0		ns	
Output disable to output in High-Z	t <sub>HZOE</sub>		4		5		5		6		7		8		8	ns	6
<b>WRITE Cycle</b>																	
WRITE cycle time	t <sub>WC</sub>	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	t <sub>CW</sub>	8		9		10		12		15		20		25		ns	
Address valid to end of write	t <sub>AW</sub>	8		9		11		12		15		20		25		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		0		0		0		ns	
Address hold from end of write	t <sub>AH</sub>	0		0		0		0		0		0		0		ns	
WRITE pulse width	t <sub>WP1</sub>	7		8		9		12		15		18		20		ns	
WRITE pulse width	t <sub>WP2</sub>	8		9		10		14		15		20		25		ns	
Data setup time	t <sub>DS</sub>	5		6		7		8		10		10		12		ns	
Data hold time	t <sub>DH</sub>	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	t <sub>LZWE</sub>	1		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t <sub>HZWE</sub>		4		5		6		6		8		8		8	ns	6
Write Enable to output valid	t <sub>AWE</sub>		10		12		14		17		20		25		35	ns	
Data valid to output valid	t <sub>ADV</sub>		10		12		14		17		20		25		35	ns	

\*These specifications are preliminary.

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....	-1V to +7V
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1W
Short Circuit Output Current .....	50mA
**IT .....	-40°C to +85°C
AT .....	-40°C to +125°C
XT .....	-55°C to +125°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(-40°C ≤ T<sub>A</sub> ≤ 85°C; -40°C ≤ T<sub>A</sub> ≤ 125°C; -55°C ≤ T<sub>A</sub> ≤ 125°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX							UNITS	NOTES
			-8†	-10†	-12	-15	-20	-25	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>CC</sub>	170	155	145	130	120	110	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>SB1</sub>	65	60	55	45	40	35	35	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	5	5	5	5	5	5	5	mA	

† These are preliminary specifications.

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Data Retention	$\overline{CE} \geq (V_{CC} - 0.2V)$ V <sub>IN</sub> ≥ (V <sub>CC</sub> -0.2V) or ≤ -0.2V	V <sub>CC</sub> = 2V	I <sub>CCDR</sub>	150	300	μA
		V <sub>CC</sub> = 3V		300	550	μA

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	5††	pF	4
Output Capacitance		C <sub>O</sub>	7	pF	4

†† The MT5C6401 device has an input capacitance maximum of 7pF.

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) (-40°C ≤ T<sub>A</sub> ≤ 85°C; -40°C ≤ T<sub>A</sub> ≤ 125°C; -55°C ≤ T<sub>A</sub> ≤ 125°C; V<sub>CC</sub> = 5V ±10%)

DESCRIPTION	SYM	-8*		-10		-12		-15		-20		-25		-35		UNITS	NOTES
		MIN	MAX														
<b>READ Cycle</b>																	
READ cycle time	t <sub>RC</sub>	8		10		12		15		20		25		35		ns	
Address access time	t <sub>AA</sub>		8		10		12		15		20		25		35	ns	
Chip Enable access time	t <sub>ACE</sub>		7		9		10		12		15		20		30	ns	
Output hold from address change	t <sub>OH</sub>	2		2		2		3		3		3		3		ns	
Chip Enable to output in Low-Z	t <sub>LZCE</sub>	1		2		2		3		3		3		3		ns	
Chip disable to output in High-Z	t <sub>HZCE</sub>		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	t <sub>PU</sub>	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	t <sub>PD</sub>		8		10		12		15		20		25		35	ns	
Output Enable access time	t <sub>AOE</sub>		4		5		6		7		8		8		15	ns	
Output Enable to output in Low-Z	t <sub>LZOE</sub>	0		0		0		0		0		0		0		ns	
Output disable to output in High-Z	t <sub>HZOE</sub>		4		5		5		6		7		8		8	ns	6
<b>WRITE Cycle</b>																	
WRITE cycle time	t <sub>WC</sub>	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	t <sub>CW</sub>	8		9		10		12		15		20		25		ns	
Address valid to end of write	t <sub>AW</sub>	8		9		11		12		15		20		25		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		0		0		0		ns	
Address hold from end of write	t <sub>AH</sub>	0		0		0		0		0		0		0		ns	
WRITE pulse width	t <sub>WP1</sub>	7		8		9		12		15		18		20		ns	
WRITE pulse width	t <sub>WP2</sub>	8		9		10		14		15		20		25		ns	
Data setup time	t <sub>DS</sub>	5		6		7		8		10		10		12		ns	
Data hold time	t <sub>DH</sub>	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	t <sub>LZWE</sub>	1		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t <sub>HZWE</sub>		4		5		6		6		8		8		8	ns	6
Write Enable to output valid	t <sub>AWE</sub>		10		12		14		17		20		25		35	ns	
Data valid to output valid	t <sub>ADV</sub>		10		12		14		17		20		25		35	ns	

\*These specifications are preliminary.

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....	-1V to +7V
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1W
Short Circuit Output Current .....	50mA
**IT .....	-40°C to +85°C
AT .....	-40°C to +125°C
XT .....	-55°C to +125°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(-40°C ≤ T<sub>A</sub> ≤ 85°C; -40°C ≤ T<sub>A</sub> ≤ 125°C; -55°C ≤ T<sub>A</sub> ≤ 125°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-15	-20	-25	-30	-35	-45		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>CC</sub>	160	130	120	100	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>SB1</sub>	35	30	30	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2V; f = 0	I <sub>SB2</sub>	8	8	8	8	8	8	mA	

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Data Retention	$\overline{CE} \geq (V_{CC} - 0.2V)$ V <sub>IN</sub> ≥ (V <sub>CC</sub> - 0.2V) or ≤ -0.2V	V <sub>CC</sub> = 2V	I <sub>CCDR</sub>	95	500	μA
		V <sub>CC</sub> = 3V		300	900	μA

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	6	pF	4
Output Capacitance		C <sub>O</sub>	5	pF	4

**FAST SRAM**

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5)  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ ;  $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ;  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ;  $V_{CC} = 5V \pm 10\%$

DESCRIPTION	SYM	-15		-20		-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX												
<b>READ Cycle</b>															
READ cycle time	$t_{RC}$	15		20		25		30		35		45		ns	
Address access time	$t_{AA}$		15		20		25		30		35		45	ns	
Chip Enable access time	$t_{ACE}$		15		20		25		30		35		45	ns	
Output hold from address change	$t_{OH}$	3		3		5		5		5		5		ns	
Chip Enable to output in Low-Z	$t_{LZCE}$	3		6		6		6		6		6		ns	
Chip disable to output in High-Z	$t_{HZCE}$		8		9		9		12		15		18	ns	6, 7
Chip Enable to power-up time	$t_{PU}$	0		0		0		0		0		0		ns	
Chip disable to power-down time	$t_{PD}$		15		20		25		30		35		45	ns	
Output Enable access time	$t_{AOE}$		8		10		10		12		15		15	ns	
Output Enable to output in Low-Z	$t_{LZOE}$	0		0		0		0		0		0		ns	
Output disable to output in High-Z	$t_{HZOE}$		7		7		7		10		12		15	ns	
<b>WRITE Cycle</b>															
WRITE cycle time	$t_{WC}$	15		20		20		25		30		35		ns	
Chip Enable to end of write	$t_{CW}$	12		15		18		20		20		25		ns	
Address valid to end of write	$t_{AW}$	12		15		18		20		20		25		ns	
Address setup time	$t_{AS}$	0		0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		0		ns	
WRITE pulse width	$t_{WP1}$	12		15		18		20		20		25		ns	
WRITE pulse width	$t_{WP2}$	12		15		18		20		20		25		ns	
Data setup time	$t_{DS}$	9		10		12		15		15		20		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	$t_{LZWE}$	2		5		5		5		5		5		ns	
Write Enable to output in High-Z	$t_{HZWE}$		8		10		10		12		15		18	ns	6

# MICRON IT/AT/XT\*\* SPECIFICATION - 1 MEG SRAM FAMILY

FAST SRAM

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1W
Short Circuit Output Current .....	50mA
**JT .....	-40°C to +85°C
AT .....	-40°C to +125°C
XT .....	-55°C to +125°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(-40°C ≤ T<sub>A</sub> ≤ 85°C; -40°C ≤ T<sub>A</sub> ≤ 125°C; -55°C ≤ T<sub>A</sub> ≤ 125°C; V<sub>CC</sub> = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX				UNITS	NOTES
				-20	-25	-35	-45		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$ ; V <sub>CC</sub> = MAX f = MAX = 1/τRC Outputs Open	I <sub>CC</sub>	95	150	135	125	120	mA	3, 14
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$ ; V <sub>CC</sub> = MAX f = MAX = 1/τRC Outputs Open	I <sub>SB1</sub>	17	45	40	35	32	mA	14
	$\overline{CE} \geq V_{CC} - 0.2V$ ; V <sub>CC</sub> = MAX V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	0.4	7	7	7	7	mA	14
"L" version only	$\overline{CE} \geq V_{CC} - 0.2V$ ; V <sub>CC</sub> = MAX V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	0.3	5	5	5	5	mA	

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Data Retention	$\overline{CE} \geq (V_{CC} - 0.2V)$ V <sub>IN</sub> ≥ (V <sub>CC</sub> -0.2V) or ≤ -0.2V	V <sub>CC</sub> = 2V	I <sub>CCDR</sub>	35	1,000	μA
		V <sub>CC</sub> = 3V		70	1,500	μA
		V <sub>CC</sub> = 5V		250	4,000	μA

## CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	8	pF	4
Output Capacitance		C <sub>O</sub>	8	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 (Note 5)  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ ;  $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ;  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$ 

DESCRIPTION	SYM	-20		-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>											
READ cycle time	$t_{RC}$	20		25		35		45		ns	
Address access time	$t_{AA}$		20		25		35		45	ns	
Chip Enable access time	$t_{ACE}$		20		25		35		45	ns	
Output hold from address change	$t_{OH}$	5		5		5		5		ns	
Chip Enable to output in Low-Z	$t_{LZCE}$	5		5		5		5		ns	
Chip disable to output in High-Z	$t_{HZCE}$		8		10		15		18	ns	6, 7
Chip Enable to power-up time	$t_{PU}$	0		0		0		0		ns	
Chip disable to power-down time	$t_{PD}$		20		25		35		45	ns	
Output Enable access time	$t_{AOE}$		6		8		12		15	ns	
Output Enable to output in Low-Z	$t_{LZOE}$	0		0		0		0		ns	
Output disable to output in High-Z	$t_{HZOE}$		6		10		12		15	ns	6
<b>WRITE Cycle</b>											
WRITE cycle time	$t_{WC}$	20		25		35		45		ns	
Chip Enable to end of write	$t_{CW}$	12		15		20		25		ns	
Address valid to end of write	$t_{AW}$	12		15		20		25		ns	
Address setup time	$t_{AS}$	0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		ns	
WRITE pulse width	$t_{WP1}$	12		15		20		25		ns	
WRITE pulse width	$t_{WP2}$	15		15		20		25		ns	
Data setup time	$t_{DS}$	8		10		15		20		ns	
Data hold time	$t_{DH}$	0		0		0		0		ns	
Write disable to output in Low-Z	$t_{LZWE}$	5		5		5		5		ns	
Write Enable to output in High-Z	$t_{HZWE}$	0	8	0	10	0	15	0	18	ns	6, 7

---

<b>STATIC RAMS .....</b>	<b>1</b>
<b>SYNCHRONOUS SRAMS.....</b>	<b>2</b>
<b>SRAM MODULES .....</b>	<b>3</b>
<b>CACHE DATA/LATCHED SRAMS .....</b>	<b>4</b>
<b>FIFO MEMORIES .....</b>	<b>5</b>
<b>APPLICATION/TECHNICAL NOTES .....</b>	<b>6</b>
<b>PRODUCT RELIABILITY .....</b>	<b>7</b>
<b>PACKAGE INFORMATION .....</b>	<b>8</b>
<b>SALES INFORMATION .....</b>	<b>9</b>

---

## SYNCHRONOUS SRAM PRODUCT SELECTION GUIDE

Memory Configuration	Control Functions	Part Number	Access Time (ns)	Package			Process	Page
				PLCC	PQFP	SOJ		
128K x 9	Synchronous SPARC™ Cache SRAM	MT58C1289	16, 20	-	-	32	CMOS	2-1
16K x 16	Registered Address, Write Control, Dual Chip Enable; Data Input Latch	MT58C1616	15, 17, 20, 25	52	52	-	CMOS	2-11
16K x 18	Registered Address, Write Control, Dual Chip Enable; Data Input Latch	MT58C1618	15, 17, 20, 25	52	52	-	CMOS	2-21

**NOTE:** Many Micron components are available in bare die form. Contact Micron Technology, Inc., for more information.

# SYNCHRONOUS SRAM

# 128K x 9 SRAM

FULLY REGISTERED INPUTS  
AND OUTPUTS

NEW  
SYNCHRONOUS SRAM

## FEATURES

- Timing specific to SPARC™ microprocessor
- Fast access times: 16.6 and 20ns
- Fast clock to data valid: 10ns
- Single +5V ±10% power supply
- READ data and WRITE data registers
- Common, TTL compatible data inputs and outputs
- All inputs and outputs registered with clock
- Fully synchronous, pipelined architecture

## OPTIONS

- Timing
  - 16.6ns access
  - 20ns access
- Packages
  - 32-pin SOJ
- Density
  - 128K x 9

## MARKING


-16  
-20

DJ

MT58C1289

## PIN ASSIGNMENT (Top View)

### 32-Pin SOJ (E-11)



## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


The MT58C1289 is a fully "pipelined" SRAM that integrates registers for address, data in, data out and synchronous chip enable ( $\overline{\text{SCE}}$ ), output enable (SOE) and write enable ( $\overline{\text{SWE}}$ ). All registers are triggered with the positive edge of the clock signal (CLK).

READ cycles are performed when  $\overline{\text{SWE}}$  is HIGH and SOE and  $\overline{\text{SCE}}$  are LOW at the positive edge of CLK. Read data is then presented at the next positive edge of CLK.

WRITE cycles occur when  $\overline{\text{SWE}}$  and  $\overline{\text{SCE}}$  are LOW at the rising edge CLK. Data present at the data input registers is written to the SRAM address present at the address input registers on that same rising edge of CLK. The WRITE cycle is internally self-timed which eliminates the need for complex write pulse generation external to the SRAM. The WRITE cycle requires three preceding deselected cycles when a WRITE cycle follows a READ cycle. This allows the D/Q lines to be in the High-Z state when write data is applied. The SRAM is deselected if  $\overline{\text{SCE}}$  is HIGH when a positive edge of CLK occurs.

The MT58C1289 operates from a +5V power supply.

**FUNCTIONAL BLOCK DIAGRAM**



## PIN DESCRIPTIONS

PLCC AND PQFP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
11, 10, 9, 8, 7, 6, 5, 4, 3, 27, 26, 25, 23, 28, 31, 2, 30	SA0-SA16	Input	Address Inputs: These inputs are synchronous and must meet the setup and hold times around the positive edge of CLK. The address inputs are clocked into the address register on each positive edge of CLK.
29	$\overline{SWE}$	Input	Synchronous Write Enable: This input determines if the cycle is a READ or WRITE cycle. $\overline{SWE}$ is LOW for a WRITE cycle and HIGH for a READ cycle. $\overline{SWE}$ is registered on every positive edge of CLK and must meet the setup and hold times referenced to that edge. WRITE cycles are self-timed internally by the SRAM.
1	CLK	Input	CLOCK: All timing is controlled by the positive edge of CLK. All synchronous input and output signals are registered on the positive edge of CLK and must meet the setup and hold times referenced to that edge.
22	$\overline{SCE}$	Input	Synchronous Chip Enable: This signal is used to enable the device. This is a synchronous input and must meet the setup and hold times around CLK. When $\overline{SCE}$ is HIGH, the SRAM automatically goes into the standby power mode.
24	$\overline{SOE}$	Input	Synchronous Output Enable: This active LOW input enables the output drivers. This is a synchronous input and must meet the setup and hold times around CLK.
12, 13, 14, 15, 17, 18, 19, 20, 21	SDQ1-SDQ9	Input/ Output	SRAM Data I/O: For a READ, control signals and address are presented at the rising edge of CLK and data is valid 'KQ after the next rising edge of CLK. Data presented for a WRITE cycle must meet the setup and hold times around CLK.
32	Vcc	Supply	Power Supply: +5V $\pm$ 10%
16	Vss	Supply	Ground: GND

## TRUTH TABLE

OPERATION	$\overline{SCE}$	$\overline{SWE}$	CLK	$\overline{SOE}$	D	Q NEXT CLOCK	POWER
Deselected	H	X	↑	X	X	High-Z	Standby
READ	L	H	↑	H	X	High-Z	Active
READ	L	H	↑	L	X	Q1-Q9	Active
WRITE	L	L	↑	X	D1-D9	High-Z	Active

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -1.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 4.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX		UNITS	NOTES
			-16	-20		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$ ; V <sub>CC</sub> = MAX Outputs Open f = MAX = 1/ 'RC	I <sub>CC</sub>	150	130	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$ ; V <sub>CC</sub> = MAX Outputs Open f = MAX = 1/ 'RC	I <sub>SB1</sub>	70	60	mA	
	$\overline{CE} \geq V_{CC} - 0.2V$ ; V <sub>CC</sub> = MAX; V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	3	3	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	5	pF	4
Input/Output Capacitance (D/Q)		C <sub>I/O</sub>	7	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 (Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5V \pm 10\%$ )

DESCRIPTION	SYM	-16		-20		UNITS	NOTES
		MIN	MAX	MIN	MAX		
<b>CLOCK</b>							
Clock cycle time	<sup>t</sup> KC	16.6		20		ns	
Clock HIGH time	<sup>t</sup> KH	5		5		ns	
Clock LOW time	<sup>t</sup> KL	5		5		ns	
<b>READ Cycle</b>							
READ cycle time	<sup>t</sup> RC	16.6		20		ns	9
Address setup time	<sup>t</sup> SAS	3		3		ns	9
Address hold time	<sup>t</sup> SAH	0.5		1		ns	9
Chip Enable setup time	<sup>t</sup> SCES	3		3		ns	9
Chip Enable hold time	<sup>t</sup> SCEH	0.5		1		ns	9
Output Enable setup time	<sup>t</sup> SOES	3		3		ns	9
Output Enable hold time	<sup>t</sup> SOEH	0.5		1		ns	9
Write Enable setup time	<sup>t</sup> SWES	3		3		ns	9
Write Enable hold time	<sup>t</sup> SWEH	0.5		1		ns	9
Output hold time from clock	<sup>t</sup> KOH	2		3		ns	
Clock to data valid	<sup>t</sup> KQ		10		10	ns	
Clock to output High-Z	<sup>t</sup> KQHZ		8		10	ns	4, 6, 7
Clock to output Low-Z	<sup>t</sup> KQLZ	0		0		ns	4, 6, 7
<b>WRITE Cycle</b>							
WRITE cycle time	<sup>t</sup> WC	16.6		20		ns	
Address setup time	<sup>t</sup> SAS	3		3		ns	9
Address hold time	<sup>t</sup> SAH	0.5		1		ns	9
Chip Enable setup time	<sup>t</sup> SCES	3		3		ns	9
Chip Enable hold time	<sup>t</sup> SCEH	0.5		1		ns	9
Write Enable setup time	<sup>t</sup> SWES	3		3		ns	9
Write Enable hold time	<sup>t</sup> SWEH	0.5		1		ns	9
Data setup time	<sup>t</sup> SDS	3		3		ns	
Data hold time	<sup>t</sup> SDH	0.5		1		ns	

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	3ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2

**NOTES**

1. All voltages referenced to V<sub>ss</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>cc</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, 'KQHZ is less than 'KQLZ.
8.  $\overline{WE}$  is HIGH for READ cycle.
9. This is a synchronous device. All synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of CLK.




Fig. 1 OUTPUT LOAD EQUIVALENT






Fig. 2 OUTPUT LOAD EQUIVALENT


**READ CYCLE 7, 8, 9**



**WRITE CYCLE 7, 9**



READ/WRITE CYCLE 7, 8, 9



**NEW ■ SYNCHRONOUS SRAM**

# SYNCHRONOUS SRAM

# 16K x 16 SRAM

WITH CLOCKED,  
REGISTERED INPUTS

## FEATURES

- Fast access times: 15, 17, 20 and 25ns
- Fast Output Enable: 6, 7, 8 and 10ns
- Single +5V ±10% power supply
- Separate, electrically isolated output buffer power supply and ground (VccQ, VssQ)
- Optional +3.3V ±10% output buffer operation
- Data input latch
- Common data inputs and data outputs
- BYTE WRITE capability via dual write strobes
- Clock-controlled, registered address, write control and dual Chip Enables

## OPTIONS

- Timing
  - 15ns access
  - 17ns access
  - 20ns access
  - 25ns access
- Packages
  - 52-pin PLCC
  - 52-pin PQFP

## MARKING

-15	
-17	
-20	
-25	
	EJ
	LG

- Density
  - 16K x 16

MT58C1616


## GENERAL DESCRIPTION

The Micron Synchronous SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

The MT58C1616 SRAM integrates a 16K x 16 SRAM core with advanced synchronous peripheral circuitry. All synchronous inputs pass through registers controlled by a positive-edge-triggered, single-clock input (CLK). The synchronous inputs include all addresses, the two chip selects ( $\overline{SCE}$ ,  $\overline{SCE}$ ) and the synchronous write enable ( $\overline{SWE}$ ). Asynchronous inputs include the byte write enables ( $\overline{WEL}$ ,  $\overline{WEH}$ ), output enable ( $\overline{OE}$ ), data latch enable (DLE) and the clock. Input data can be asynchronously latched by DLE to provide simplified data-in (D) timing during WRITE cycles. Data-out (Q), enabled by  $\overline{OE}$  during READ cycles, is asynchronous. The entire data word (DQ1 - DQ16) is output during each READ cycle. The devices are ideally suited for "pipelined" systems and those systems which benefit from a wide data bus.

## PIN ASSIGNMENT (Top View)

52-Pin PLCC (D-3)  
52-Pin PQFP (D-5)



**SYNCHRONOUS SRAM**


Address and write control are registered on-chip to simplify WRITE cycles. Dual writeenables allow individual bytes to be written.  $\overline{WEL}$  controls DQ1-DQ8 while  $\overline{WEH}$  controls DQ9-DQ16.  $\overline{WEL}/\overline{WEH}$  allow LATE WRITE cycles to be aborted if they are both HIGH during the LOW period of the clock. Dual chip enables ( $\overline{SCE}$ ,  $\overline{SCE}$ ) allow on-chip address decoding to be accomplished when the devices are used in a dual-bank mode.

A data input latch is provided. When DLE is HIGH, the data latches are in the transparent mode and input data flows through the latch. When DLE is LOW, data present at the inputs is held in the latch until DLE returns HIGH. The data input latch simplifies WRITE cycles by guaranteeing data hold times.

The MT58C1616 operates from a +5V power supply. Separate and electrically isolated output buffer power (VccQ) and ground (VssQ) pins are provided to allow either +3.3V or +5V TTL operation of the output drivers.

**FUNCTIONAL BLOCK DIAGRAM**

**SYNCHRONOUS SRAM**



**PIN DESCRIPTIONS**

PLCC AND PQFP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
33, 32, 31, 30, 29, 26, 25, 24, 23, 22, 7, 6, 49, 48	A0-A13	Input	Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
52	$\overline{SWE}$	Input	Synchronous Write Enable: This input is a synchronous write enable and must meet the setup and hold times around the rising edge of CLK. $\overline{SWE}$ is LOW for a WRITE cycle and HIGH for a READ cycle.
51	CLK	Input	Clock: This signal registers the address, SCE, $\overline{SCE}$ , and $\overline{SWE}$ inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
3, 4	$\overline{WEL}$ , $\overline{WEH}$	Input	Asynchronous Write Enables: These asynchronous, active LOW inputs allow individual bytes to be written. When $\overline{WEL}$ is LOW, data is written to the lower byte, D1-D8. When $\overline{WEH}$ is LOW, data is written to the upper byte, D9-D16. A late WRITE cycle can be aborted if both $\overline{WEL}$ and $\overline{WEH}$ are HIGH during the LOW period of CLK.
5, 47	$\overline{SCE}$ , SCE	Input	Synchronous Chip Selects: These synchronous signals are used to enable the device. Both active HIGH (SCE) and active LOW ( $\overline{SCE}$ ) enables are supplied to provide on-chip address decoding when multiple devices are used, as in a dual-bank configuration.
50	$\overline{OE}$	Input	Output Enable: This active LOW input enables the output drivers.
21	DLE	Input	Data Latch Enable: When DLE is HIGH the latch is transparent. Input data is latched asynchronously into the on-chip data latch on the falling edge of DLE. DLE must meet the setup and hold times around CLK if data is latched.
20, 46	NC NC	Input/ Output	These pins are no connects (NC). No connects are not internally bonded.
34, 35, 38, 39, 40, 41, 44, 45, 8, 9, 12, 13, 14, 15, 18, 19	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; Upper byte is DQ9-DQ16. Input data must meet the setup and hold time around DLE when being latched.
2, 28	Vcc	Supply	Power Supply: +5V $\pm$ 10%
10, 17, 36, 43	VccQ	Supply	Isolated Output Buffer Supply: +5V $\pm$ 10% or 3.3V $\pm$ 10%
11, 16, 37, 42	VssQ	Supply	Isolated Output Buffer Ground: GND
1, 27	Vss	Supply	Ground: GND

**SYNCHRONOUS SRAM**

**TRUTH TABLE**

OPERATION	SCE	$\overline{\text{SCE}}$	$\overline{\text{SWE}}$	$\overline{\text{WEL}}$	$\overline{\text{WEH}}$	DLE	$\overline{\text{OE}}$	DQ
Deselected Cycle	L	X	X	X	X	X	X	High-Z
Deselected Cycle	X	H	X	X	X	X	X	High-Z
Read Cycle	H	L	H	X	X	X	H	High-Z
Read Cycle	H	L	H	X	X	X	L	Q1-Q16
Word Write Cycle DQ1-DQ16 Transparent Data-In	H	L	L	L	L	H	X	D1-D16
Word Write Cycle DQ1-DQ16 Latched Data-In	H	L	L	L	L	L	X	D1-D16
Aborted Write Cycle	H	L	L	H	H	X	X	High-Z
Byte Write Cycle DQ1-DQ8 Transparent Data-In	H	L	L	L	H	H	X	D1-D8
Byte Write Cycle DQ9-DQ16 Transparent Data-In	H	L	L	H	L	H	X	D9-D16
Byte Write Cycle DQ1-DQ8 Latched Data-In	H	L	L	L	H	L	X	D1-D8
Byte Write Cycle DQ9-DQ16 Latched Data-In	H	L	L	H	L	L	X	D9-D16

- NOTE:**
1. Registered inputs (addresses,  $\overline{\text{SWE}}$ , SCE and  $\overline{\text{SCE}}$ ) must satisfy the specified setup and hold times around the rising edge of clock (CLK). Data-in must satisfy the specified setup and hold times for DLE.
  2. A transparent WRITE cycle is defined by DLE HIGH during the WRITE cycle.
  3. A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and satisfying the specified setup and hold times.
  4. This device contains circuitry that will ensure the outputs will be in High-Z during power up.

**SYNCHRONOUS SRAM**

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc/Vccq Supply Relative to Vss/Vssq ..... -1.0V to +7.0V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1.5W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%; Vss = Vssq, unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1
Supply Voltage		V <sub>CC</sub>	4.5	5.5	V	1
Output Buffer Supply Voltage	5V TTL Compatible	V <sub>CCQ</sub>	4.5	5.5	V	1

**SYNCHRONOUS SRAM**

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Operating	SCE ≤ V <sub>IL</sub> ; SCE ≥ V <sub>IH</sub> ; f = MAX V <sub>CC</sub> = MAX; Outputs Open	I <sub>CC</sub>	150	250	mA	3
Power Supply Current: Standby	f = MAX; SCE ≤ V <sub>IL</sub> ; SCE ≥ V <sub>IH</sub> V <sub>CC</sub> = MAX	I <sub>SB1</sub>	50	80	mA	
	SCE ≥ V <sub>CC</sub> - 0.2; SCE ≤ V <sub>SS</sub> + 0.2 V <sub>CC</sub> = MAX; V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2 V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2; f = 0	I <sub>SB2</sub>	5	15	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	5	pF	4
Input/Output Capacitance (D/Q)		C <sub>I/O</sub>	9	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5)  $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = V_{CCQ} = 5\text{V} \pm 10\%$

**SYNCHRONOUS SRAM**

DESCRIPTION	SYM	-15		-17		-20		-25		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>Clock</b>											
Clock cycle time	<sup>t</sup> KC	15		17		20		25		ns	
Clock HIGH time	<sup>t</sup> KH	4		4		4		4		ns	
Clock LOW time	<sup>t</sup> KL	8		8		8		8		ns	
<b>Chip Enable</b>											
SCE/ $\overline{\text{SCE}}$ setup time	<sup>t</sup> SCES	3		3		3		3		ns	10
SCE/ $\overline{\text{SCE}}$ hold time	<sup>t</sup> SCEH	2		2		2		2		ns	10
<b>Address</b>											
Address setup time	<sup>t</sup> SAS	3		3		3		3		ns	10
Address hold time	<sup>t</sup> SAH	2		2		2		2		ns	10
<b>READ Cycle</b>											
READ cycle time	<sup>t</sup> RC	15		17		20		25		ns	11
Clock to output valid	<sup>t</sup> KQ		15		17		20		25	ns	
Clock to output invalid	<sup>t</sup> KQX	6		6		6		6		ns	10
Clock to output in Low-Z	<sup>t</sup> KQLZ	10		10		10		10		ns	6, 7, 4
Clock to output in High-Z	<sup>t</sup> KQHZ	3	8	3	8	3	8	3	12	ns	6, 7, 4
$\overline{\text{SWE}}$ setup time	<sup>t</sup> SWNS	3		3		3		3		ns	10
$\overline{\text{SWE}}$ hold time	<sup>t</sup> SWNH	2		2		2		2		ns	10
$\overline{\text{OE}}$ to output valid	<sup>t</sup> OEQ		6		7		8		10	ns	
$\overline{\text{OE}}$ to output in Low-Z	<sup>t</sup> OELZ	0		0		0		0		ns	6, 7, 4
$\overline{\text{OE}}$ to output in High-Z	<sup>t</sup> OEHZ		8		8		8		8	ns	6, 7, 4
<b>WRITE Cycle</b>											
WRITE cycle time	<sup>t</sup> WC	15		17		20		25		ns	11
$\overline{\text{SWE}}$ setup time	<sup>t</sup> SWES	3		3		3		3		ns	10
$\overline{\text{SWE}}$ hold time	<sup>t</sup> SWEH	2		2		2		2		ns	10
Data setup time	<sup>t</sup> DS	5		6		6		7		ns	8, 10
Data hold time	<sup>t</sup> DH	2		2		2		2		ns	8, 10
Data to DLE not setup time	<sup>t</sup> DLNS	1		1		1		1		ns	9, 10
Data to DLE not hold time	<sup>t</sup> DLNH	3		3		3		3		ns	9, 10
DLE setup time	<sup>t</sup> DLS	6		6		6		7		ns	9, 10
DLE hold time	<sup>t</sup> DLH	2		2		2		2		ns	9, 10
WEL / WEH setup time	<sup>t</sup> WES	6		6		6		7		ns	10
WEL / WEH hold time	<sup>t</sup> WEH	2		2		2		2		ns	10
WEL / WEH not setup time (aborted WRITE)	<sup>t</sup> WNS		0		0		0		0	ns	10
WEL / WEH not hold time (aborted WRITE)	<sup>t</sup> WNH	2		2		2		2		ns	10

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	3ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2

**NOTES**

1. All voltages referenced to V<sub>ss</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>cc</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>KQHZ is less than <sup>t</sup>KQLZ and <sup>t</sup>OEHZ is less than <sup>t</sup>OELZ.
8. A transparent WRITE cycle is defined by DLE being HIGH during the WRITE cycle.
9. A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and satisfying the specified setup and hold time with respect to the rising edge of clock (CLK).
10. This is a synchronous device. All synchronous inputs must meet the setup and hold times with stable logic levels for all falling edges of address latch enable (ALE) and data latch enable (DLE).
11. <sup>t</sup>RC = <sup>t</sup>WC = <sup>t</sup>KC




Fig. 1 OUTPUT LOAD EQUIVALENT





Fig. 2 OUTPUT LOAD EQUIVALENT


**READ TIMING <sup>2</sup>**

**SYNCHRONOUS SRAM**



- NOTE:**
1. When synchronous chip enables ( $\overline{SCE}$ ,  $\overline{SCE}$ ) are inactive, the part is deselected.
  2.  $\overline{WEL}$  /  $\overline{WEH}$  are "don't care" signals during a READ cycle.
  3. Data out (Q) is disabled whenever asynchronous output enable ( $\overline{OE}$ ) is inactive, during a READ cycle.

**WRITE TIMING**




**SYNCHRONOUS SRAM**

- NOTE:**
1. Data is latched when DLE transitions from HIGH to LOW. When DLE is HIGH, the latch is transparent and data flows through the latch.
  2. Asynchronous write enables ( $\overline{WEH}$ ,  $\overline{WEL}$ ) are available for use as byte write enables at the system level. They are also available to perform a LATE WRITE cycle abort.
  3. When synchronous chip enables (SCE,  $\overline{SCE}$ ) are inactive, the part is deselected.

**READ/WRITE TIMING**

**SYNCHRONOUS SRAM**



# SYNCHRONOUS SRAM

# 16K x 18 SRAM

WITH CLOCKED,  
REGISTERED INPUTS

## FEATURES

- Fast access times: 15, 17, 20 and 25ns
- Fast Output Enable: 6, 7, 8 and 10ns
- Single +5V ±10% power supply
- Separate, electrically isolated output buffer power supply and ground (VccQ, VssQ)
- Optional +3.3V ±10% output buffer operation
- Data input latch
- Common data inputs and data outputs
- BYTE WRITE capability via dual write strobes
- Parity bits
- Clock controlled registered address, write control and dual Chip Enables

## OPTIONS

- Timing
  - 15ns access
  - 17ns access
  - 20ns access
  - 25ns access
- Packages
  - 52-pin PLCC
  - 52-pin PQFP
- Density
  - 16K x 18


## MARKING

-15	
-17	
-20	
-25	
	EJ
	LG
	MT58C1618

## GENERAL DESCRIPTION

The Micron Synchronous SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

The MT58C1618 SRAM integrates a 16K x 18 SRAM core with advanced synchronous peripheral circuitry. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, the two chip selects (SCE, SCE) and the synchronous write enable (SWE). Asynchronous inputs include the byte write enables (WEL, WEL), output enable (OE), data latch enable (DLE) and the clock. Input data can be asynchronously latched by DLE to provide simplified data-in (D) timing during WRITE cycles. Data-out (Q), enabled by OE during READ cycles, is asynchronous. The entire data word (DQ1-DQ16, DQP1/2) is output during each READ cycle. The devices are ideally suited for "pipelined" systems and those systems which benefit from a wide data bus.



**SYNCHRONOUS SRAM**


Address and write control are registered on-chip to simplify WRITE cycles. Dual write enables allow individual bytes to be written. WEL controls DQ1-DQ8 and DQP1 while WEL controls DQ9-DQ16 and DQP2. WEL/WEL allow LATE WRITE cycles to be aborted if they are both HIGH during the LOW period of the clock. Dual chip enables (SCE, SCE) allow on-chip address decoding to be accomplished when the devices are used in a dual-bank mode.

A data input latch is provided. When DLE is HIGH, the data latches are in the transparent mode and input data flows through the latch. When DLE is LOW, data present at the input is held in the latch until DLE returns HIGH. The data input latch simplifies WRITE cycles by guaranteeing data hold times.

The MT58C1618 operates from a +5V power supply. Separate and electrically isolated output buffer power (VccQ) and ground (VssQ) pins are provided to allow either +3.3V or +5V TTL operation of the output drivers.

**FUNCTIONAL BLOCK DIAGRAM**

**SYNCHRONOUS SRAM**



**PIN DESCRIPTIONS**

PLCC AND PQFP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
33, 32, 31, 30, 29, 26, 25, 24, 23, 22, 7, 6, 49, 48	A0-A13	Input	Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
52	$\overline{\text{SWE}}$	Input	Synchronous Write Enable: This input is a synchronous write enable and must meet the setup and hold times around the rising edge of CLK. $\overline{\text{SWE}}$ is LOW for a WRITE cycle and HIGH for a READ cycle.
51	CLK	Input	Clock: This signal latches the address, $\overline{\text{SCE}}$ , and $\overline{\text{SWE}}$ inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
3, 4	$\overline{\text{WEL}}$ , $\overline{\text{WEH}}$	Input	Asynchronous Write Enables: These asynchronous, active LOW inputs allow individual bytes to be written. When $\overline{\text{WEL}}$ is LOW, data is written to the lower byte, D1-D8, DQP1. When $\overline{\text{WEH}}$ is LOW, data is written to the upper byte, D9-D16, DQP2. A late WRITE cycle can be aborted if both $\overline{\text{WEL}}$ and $\overline{\text{WEH}}$ are HIGH during the LOW period of CLK.
5, 47	$\overline{\text{SCE}}$ , SCE	Input	Synchronous Chip Selects: These synchronous signals are used to enable the device. Both active HIGH (SCE) and active LOW ( $\overline{\text{SCE}}$ ) enables are supplied to provide on-chip address decoding when multiple devices are used, as in a dual-bank configuration.
50	$\overline{\text{OE}}$	Input	Output Enable: This active LOW input enables the output drivers.
21	DLE	Input	Data Latch Enable: When DLE is HIGH the latch is transparent. Input data is latched asynchronously into the on-chip data latch on the falling edge of DLE. DLE must meet the setup and hold times around DLE if data is latched.
20, 46	DQP1 DQP2	Input/ Output	Parity Data I/O: These signals are data parity bits. The DQP1 is the parity bit for the lower byte, DQ1-DQ8. DQP2 is the parity bit for the upper byte, DQ9-DQ16. Parity data must meet the setup and hold time around DLE when being latched.
34, 35, 38, 39, 40, 41, 44, 45, 8, 9, 12, 13, 14, 15, 18, 19	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; Upper byte is DQ9-DQ16. Input data must meet the setup and hold time around DLE when being latched.
2, 28	Vcc	Supply	Power Supply: +5V $\pm$ 10%
10, 17, 36, 43	VccQ	Supply	Isolated Output Buffer Supply: +5V $\pm$ 10% or 3.3V $\pm$ 10%
11, 16, 37, 42	VssQ	Supply	Isolated Output Buffer Ground: GND
1, 27	Vss	Supply	Ground: GND

**SYNCHRONOUS SRAM**

**TRUTH TABLE**

OPERATION	SCE	$\overline{\text{SCE}}$	$\overline{\text{SWE}}$	$\overline{\text{WEL}}$	$\overline{\text{WEH}}$	DLE	$\overline{\text{OE}}$	DQ
Deselected Cycle	L	X	X	X	X	X	X	High-Z
Deselected Cycle	X	H	X	X	X	X	X	High-Z
Read Cycle	H	L	H	X	X	X	H	High-Z
Read Cycle	H	L	H	X	X	X	L	Q1-Q16, QP1, QP2
Word Write Cycle DQ1-DQ16, DQP1, DQP2, Transparent Data-In	H	L	L	L	L	H	X	D1-D16, DP1, DP2
Word Write Cycle DQ1-DQ16, DQP1, DQP2, Latched Data-In	H	L	L	L	L	L	X	D1-D16, DP1, DP2
Aborted Write Cycle	H	L	L	H	H	X	X	High-Z
Byte Write Cycle DQ1-DQ8, DQP1 Transparent Data-In	H	L	L	L	H	H	X	D1-D8, DP1
Byte Write Cycle DQ9-DQ16, DQP2 Transparent Data-In	H	L	L	H	L	H	X	D9-D16, DP2
Byte Write Cycle DQ1-DQ8, DQP1 Latched Data-In	H	L	L	L	H	L	X	D1-D8, DP1
Byte Write Cycle DQ9-DQ16, DQP2 Latched Data-In	H	L	L	H	L	L	X	D9-D16, DP2

- NOTE:**
1. Registered inputs (addresses,  $\overline{\text{SWE}}$ , SCE, and  $\overline{\text{SCE}}$ ) must satisfy the specified setup and hold times around the rising edge of clock (CLK). Data-in must satisfy the specified setup and hold times for DLE.
  2. A transparent WRITE cycle is defined by DLE HIGH during the WRITE cycle.
  3. A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and satisfying the specified setup and hold times.
  4. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.

**SYNCHRONOUS SDRAM**

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc/VccQ Supply Relative to Vss/VssQ ..... -1.0V to +7.0V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1.5W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>cc</sub> = 5V ±10%; V<sub>ss</sub> = V<sub>ssQ</sub>, unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>cc</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>cc</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>cc</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1
Supply Voltage		V <sub>cc</sub>	4.5	5.5	V	1
Output Buffer Supply Voltage	5V TTL Compatible	V <sub>ccQ</sub>	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Operating	$\overline{SCE} \leq V_{IL}; SCE \geq V_{IH}; f = \text{MAX}$ V <sub>cc</sub> = MAX; Outputs Open	I <sub>cc</sub>	150	250	mA	3
Power Supply Current: Standby	$\overline{SCE} \leq V_{IL}; \overline{SCE} \geq V_{IH}$ V <sub>cc</sub> = MAX; f = MAX	I <sub>SB1</sub>	50	80	mA	
	$\overline{SCE} \geq V_{cc} - 0.2; SCE \leq V_{ss} + 0.2$ V <sub>cc</sub> = MAX; V <sub>IL</sub> ≤ V <sub>ss</sub> + 0.2 V <sub>IH</sub> ≥ V <sub>cc</sub> - 0.2; f = 0	I <sub>SB2</sub>	5	15	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>cc</sub> = 5V	C <sub>i</sub>	5	pF	4
Input/Output Capacitance (D/Q)		C <sub>i/o</sub>	9	pF	4

**SYNCHRONOUS SRAM**

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>cc</sub> = V<sub>ccQ</sub> = 5V ±10%)

**SYNCHRONOUS SRAM**

DESCRIPTION	SYM	-15		-17		-20		-25		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>Clock</b>											
Clock cycle time	<sup>t</sup> KC	15		17		20		25		ns	
Clock HIGH time	<sup>t</sup> KH	4		4		4		4		ns	
Clock LOW time	<sup>t</sup> KL	8		8		8		8		ns	
<b>Chip Enable</b>											
SCE/SCE setup time	<sup>t</sup> SCES	3		3		3		3		ns	10
SCE/SCE hold time	<sup>t</sup> SCEH	2		2		2		2		ns	10
<b>Address</b>											
Address setup time	<sup>t</sup> SAS	3		3		3		3		ns	10
Address hold time	<sup>t</sup> SAH	2		2		2		2		ns	10
<b>READ Cycle</b>											
READ cycle time	<sup>t</sup> RC	15		17		20		25		ns	11
Clock to output valid	<sup>t</sup> KQ		15		17		20		25	ns	
Clock to output invalid	<sup>t</sup> KQX	6		6		6		6		ns	10
Clock to output in Low-Z	<sup>t</sup> KQLZ	10		10		10		10		ns	6, 7, 4
Clock to output in High-Z	<sup>t</sup> KQHZ	3	8	3	8	3	8	3	12	ns	6, 7, 4
SWE setup time	<sup>t</sup> SWNS	3		3		3		3		ns	10
SWE hold time	<sup>t</sup> SWNH	2		2		2		2		ns	10
OE to output valid	<sup>t</sup> OEQ		6		7		8		10	ns	
OE to output in Low-Z	<sup>t</sup> OELZ	0		0		0		0		ns	6, 7, 4
OE to output in High-Z	<sup>t</sup> OEHZ		8		8		8		8	ns	6, 7, 4
<b>WRITE Cycle</b>											
WRITE cycle time	<sup>t</sup> WC	15		17		20		25		ns	11
SWE setup time	<sup>t</sup> SWES	3		3		3		3		ns	10
SWE hold time	<sup>t</sup> SWEH	2		2		2		2		ns	10
Data setup time	<sup>t</sup> DS	5		6		6		7		ns	8, 10
Data hold time	<sup>t</sup> DH	2		2		2		2		ns	8, 10
Data to DLE not setup time	<sup>t</sup> DLNS	1		1		1		1		ns	9, 10
Data to DLE not hold time	<sup>t</sup> DLNH	3		3		3		3		ns	9, 10
DLE setup time	<sup>t</sup> DLS	6		6		6		7		ns	9, 10
DLE hold time	<sup>t</sup> DLH	2		2		2		2		ns	9, 10
WEL / WEH setup time	<sup>t</sup> WES	6		6		6		7		ns	10
WEL / WEH hold time	<sup>t</sup> WEH	2		2		2		2		ns	10
WEL / WEH not setup time (aborted WRITE)	<sup>t</sup> WNS		0		0		0		0	ns	10
WEL / WEH not hold time (aborted WRITE)	<sup>t</sup> WNH	2		2		2		2		ns	10

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	3ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>ss</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>cc</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>KQHZ is less than <sup>t</sup>KQLZ and <sup>t</sup>OEHZ is less than <sup>t</sup>OELZ.
8. A transparent WRITE cycle is defined by DLE being HIGH during the WRITE cycle.
9. A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and satisfying the specified setup and hold time with respect to the rising edge of clock (CLK).
10. This is a synchronous device. All synchronous inputs must meet the setup and hold times with stable logic levels for all falling edges of address latch enable (ALE) and data latch enable (DLE).
11. <sup>t</sup>RC = <sup>t</sup>WC = <sup>t</sup>KC

**SYNCHRONOUS SRAM**

**READ TIMING<sup>2</sup>**


**SYNCHRONOUS SRAM**



- NOTE:**
1. When synchronous chip enables ( $\overline{SCE}$ ,  $\overline{SCE}$ ) are inactive, the part is deselected.
  2.  $\overline{WEL}$  /  $\overline{WEH}$  are "don't care" signals during a READ cycle.
  3. Data out (Q) is disabled whenever asynchronous output enable ( $\overline{OE}$ ) is inactive, during a READ cycle.

**WRITE TIMING**


**SYNCHRONOUS SRAM**



- NOTE:**
1. Data is latched when DLE transitions from HIGH to LOW. When DLE is HIGH, the latch is transparent and data flows through the latch.
  2. Asynchronous write enables (WEH, WEL) are available for use as byte write enables at the system level. They are also available to perform a LATE WRITE cycle abort.
  3. When synchronous chip enables (SCE, SCE) are inactive, the part is deselected.

**READ/WRITE TIMING**

**SYNCHRONOUS SRAM**



---

<b>STATIC RAMS .....</b>	<b>1</b>
<b>SYNCHRONOUS SRAMS.....</b>	<b>2</b>
<b>SRAM MODULES .....</b>	<b>3</b>
<b>CACHE DATA/LATCHED SRAMS .....</b>	<b>4</b>
<b>FIFO MEMORIES .....</b>	<b>5</b>
<b>APPLICATION/TECHNICAL NOTES .....</b>	<b>6</b>
<b>PRODUCT RELIABILITY .....</b>	<b>7</b>
<b>PACKAGE INFORMATION .....</b>	<b>8</b>
<b>SALES INFORMATION .....</b>	<b>9</b>

---

## SRAM MODULE PRODUCT SELECTION GUIDE

Memory Configuration	Optional Access Cycle	Part Number	Access Time (ns)	Package and No. of Pins			Process	Page
				DIP	ZIP	SIMM		
128K x 8	$\overline{CE}$ & $\overline{OE}$	MT4S1288	30, 35, 45	32	-	-	CMOS	3-1
32K x 16	$\overline{CE}$ & $\overline{OE}$	MT2S3216	30, 35, 45	40	-	-	CMOS	3-9
64K x 16	$\overline{CE}$ & $\overline{OE}$	MT4S6416	30, 35, 45	40	-	-	CMOS	3-17
16K x 32	$\overline{CE}$ & $\overline{OE}$	MT8S1632	15, 20, 25, 30, 35, 45	-	64	64	CMOS	3-25
64K x 32	$\overline{CE}$ & $\overline{OE}$	MT8S6432	20, 25, 30, 35, 45	-	64	64	CMOS	3-33
128K x 32	$\overline{CE}$ & $\overline{OE}$	MT4S12832	20, 25, 35, 45	-	64	64	CMOS	3-41
256K x 32	$\overline{CE}$ & $\overline{OE}$	MT8S25632	20, 25, 35, 45	-	64	64	CMOS	3-49

# SRAM MODULE

# 128K x 8 SRAM

## FEATURES

- High speed: 30, 35 and 45ns
- High-performance, low-power CMOS process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  function
- All inputs and outputs are TTL compatible
- Pin compatible with monolithic 1 Meg SRAM

## OPTIONS

- Timing
 

30ns access	-30
35ns access	-35
45ns access	-45
- Packages
 


32-pin DIP (600 mil)	D
----------------------	---
- 2V data retention
 

(Available in 45ns, CMOS decoder version only)	L
--	---

## MARKING

## PIN ASSIGNMENT (Top View)

### 32-Pin DIP (K-1)



**SRAM MODULE**

## GENERAL DESCRIPTION

The MT4S1288 is a high-speed SRAM memory module containing 131,072 words organized in a x8-bit configuration. The module consists of four 32K x 8 fast static RAMs and a single decoder mounted on a 32-pin DIP, FR4 printed circuit board. Depending upon the speed of the module, the decoder will be either TTL (30ns and 35ns) or CMOS (45ns).


The decoder interprets the higher order address bits (A15 and A16) to select one of the four fast static RAMs. Data is written into the SRAM memory when both write enable ( $\overline{WE}$ ) and chip enable ( $\overline{CE}$ ) inputs are LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH, and  $\overline{CE}$  and output

enable ( $\overline{OE}$ ) are LOW.  $\overline{CE}$  sets the output in High-Z for additional system design flexibility and memory expansion may be achieved through use of the  $\overline{OE}$  and  $\overline{CE}$  functions.

The Micron SRAM family uses high-speed, low-power CMOS designs featuring a four-transistor memory cell and double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5V DC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

**FUNCTIONAL BLOCK DIAGRAM**

**SRAM MODULE**



U1-U4 = MT5C2568DJ

**TRUTH TABLE**

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature ..... -55°C to +125°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX			UNITS	NOTES	
				-30	-35	-45			
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V <sub>CC</sub> +1	V <sub>CC</sub> +1	V		
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	0.8	0.8	V	1, 2	
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	A0-A14, $\overline{WE}$ , $\overline{OE}$ A15, A16, $\overline{CE}$	I <sub>LI</sub>	-20	20	20	20	μA	
				600	600	1.0	μA		
Input/Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	DQ1-DQ8 I <sub>LO</sub>	-20	20	20	20	μA		
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4			V	1		
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>	0.4	0.4	0.4	0.4	V	1	

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX			UNITS	NOTES
				-30	-35	-45		
Operating Current: TTL Input Levels	$\overline{CE} \leq V_{IL}$ ; V <sub>CC</sub> = MAX f = MAX = 1/4RC Outputs Open	I <sub>CC</sub>	170	210	200	250	mA	3, 13
Standby Current: TTL Input Levels	$\overline{CE} \geq V_{IH}$ ; V <sub>CC</sub> = MAX f = MAX = 1/4RC Outputs Open	I <sub>SB1</sub>	60	120	120	100	mA	13
Standby Current: CMOS Input Levels	$\overline{CE} \geq V_{CC} - 0.2$ ; V <sub>CC</sub> = MAX V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2 V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2; f = 0	I <sub>SB2</sub>	5	40	40	20	mA	13

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX			UNITS	NOTES
			-30	-35	-45		
Input Capacitance: A0-A14 $\overline{WE}$ , & $\overline{OE}$	T <sub>A</sub> = 25°C; f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I1</sub>	28	28	28	pF	4
Input Capacitance: A15, A16 & $\overline{CE}$		C <sub>I2</sub>	5	5	4.5	pF	4
Input/Output Capacitance: DQ1-DQ8		C <sub>IO</sub>	28	28	28	pF	4

**SRAM MODULE**

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$ )

DESCRIPTION	SYM	-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>									
READ cycle time	$t_{RC}$	30		35		45		ns	
Address access time	$t_{AA}$		30		35		45	ns	
Chip Enable access time	$t_{ACE}$		30		35		45	ns	
Output hold from address change	$t_{OH}$	5		5		5		ns	
Chip Enable LOW to output in Low-Z	$t_{LZCE}$	5		5		5		ns	7
Chip Enable to output in High-Z	$t_{HZCE}$		20		20		25	ns	6, 7
Chip Enable LOW to power-up time	$t_{PU}$	0		0		0		ns	
Chip Enable HIGH to power-down time	$t_{PD}$		30		35		45	ns	
Output Enable access time	$t_{AOE}$		10		12		15	ns	
Output Enable LOW to output in Low-Z	$t_{LZOE}$	0		0		0		ns	
Output Enable HIGH to output in High-Z	$t_{HZOE}$		10		12		15	ns	6
<b>WRITE Cycle</b>									
WRITE cycle time	$t_{WC}$	25		30		35		ns	
Chip Enable to end of write	$t_{CW}$	25		30		30		ns	
Address valid to end of write	$t_{AW}$	18		20		25		ns	
Address setup time	$t_{AS}$	0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		ns	
WRITE pulse width	$t_{WP}$	25		25		30		ns	
Data setup time	$t_{DS}$	15		15		20		ns	
Data hold time	$t_{DH}$	0		0		0		ns	
Write Enable LOW to output in Low-Z	$t_{LZWE}$	0		0		0		ns	7
Write Enable HIGH to output in High-Z	$t_{HZWE}$		12		15		18	ns	6, 7

**SRAM MODULE**

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

- All voltages referenced to V<sub>ss</sub> (GND).
- 3V for pulse width < 20ns.
- I<sub>cc</sub> is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- <sup>t</sup>HZCE, <sup>t</sup>HZOE and <sup>t</sup>HZWE are specified with C<sub>L</sub> = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE, <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
- $\overline{WE}$  is HIGH for READ cycle.
- Device is continuously selected. All  $\overline{CEs}$  are held in their active state.
- Address valid prior to or coincident with latest occurring  $\overline{CE}$ .
- The output will be in the High-Z state if  $\overline{OE}$  is HIGH.
- The first falling edge of either  $\overline{CE}$  or  $\overline{WE}$  will initiate a WRITE cycle, and the first rising edge of either  $\overline{CE}$  or  $\overline{WE}$  will terminate a WRITE cycle.
- Typical values are measured at 5V, 25°C and 20ns cycle time.

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>cc</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$ $V_{IN} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	I <sub>CCDR</sub>	V <sub>cc</sub> = 2V	0.5	1.5	mA	
	V <sub>cc</sub> = 3V			1.5	2.0	mA	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4

**LOW V<sub>cc</sub> DATA-RETENTION WAVEFORM**




**SPRAM MODULE**

**READ CYCLE NO. 1** 8, 9




**READ CYCLE NO. 2** 7, 8, 10




**SRAM MODULE**

**WRITE CYCLE NO. 1**  
(Chip Enable Controlled) <sup>11, 12</sup>



**WRITE CYCLE NO. 2**  
(Write Enable Controlled) <sup>11, 12</sup>



**SRAM MODULE**

# SRAM MODULE

# 32K x 16 SRAM

## FEATURES

- High speed: 30, 35 and 45ns
- High-performance, low-power CMOS process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  function
- Upper and lower byte select
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
 

30ns access	-30
35ns access	-35
45ns access	-45
- Packages
 

40-pin DIP (600 mil)	D
----------------------	---
- 2V data retention
 


	L
--	---

 (Available in 45ns, CMOS decoder versions only)

## MARKING

## PIN ASSIGNMENT (Top View)

### 40-Pin DIP (K-2)



\*Address A15 must be connected to Vss.

**SRAM MODULE**

## GENERAL DESCRIPTION


The MT2S3216 is a high-speed SRAM memory module containing 32,768 words organized in a x16-bit configuration. The module consists of two 32K x 8 fast static RAMs and a single decoder mounted on a 40-pin DIP, FR4 printed circuit board. Depending upon the speed of the module, the decoder will be either TTL (30ns and 35ns) or CMOS (45ns).

Data is written into the SRAM memory when both write enable ( $\overline{WE}$ ) and chip enable ( $\overline{CE}$ ) inputs are LOW. Reading occurs when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and output enable ( $\overline{OE}$ ) are LOW.  $\overline{LB}$  and  $\overline{UB}$  control the lower and upper byte

selection.  $\overline{CE}$  sets the output in High-Z for additional system design flexibility, and memory expansion may be achieved through use of the  $\overline{CE}$  functions.

The Micron SRAM family uses high-speed, low-power CMOS designs featuring a four-transistor memory cell and double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5V DC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	CE	UB	LB	OE	WE	A15	DQ OPERATION	POWER
STANDBY	H	X	X	X	X	L	HIGH-Z	STANDBY
STANDBY	L	H	H	X	X	L	HIGH-Z	STANDBY
READ: WORD	L	L	L	L	H	L	Q1-16	ACTIVE (x16)
READ: LOWER BYTE	L	H	L	L	H	L	Q1-8	ACTIVE (x8)
READ: UPPER BYTE	L	L	H	L	H	L	Q9-16	ACTIVE (x8)
READ: WORD	L	L	L	H	H	L	HIGH-Z	ACTIVE (x16)
READ: LOWER BYTE	L	H	L	H	H	L	HIGH-Z	ACTIVE (x8)
READ: UPPER BYTE	L	L	H	H	H	L	HIGH-Z	ACTIVE (x8)
WRITE: WORD	L	L	L	X	L	L	D1-16	ACTIVE (x16)
WRITE: LOWER BYTE	L	H	L	X	L	L	D1-8	ACTIVE (x8)
WRITE: UPPER BYTE	L	L	H	X	L	L	D9-16	ACTIVE (x8)

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....	-1V to +7V
Storage Temperature .....	-55°C to +125°C
Power Dissipation .....	2W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>cc</sub> = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX			UNITS	NOTES	
				-30	-35	-45			
Input High (Logic 1) Voltage	A0-A14, $\overline{WE}$ , $\overline{OE}$	V <sub>IH</sub>	2.2	V <sub>cc</sub> +1	V <sub>cc</sub> +1	V <sub>cc</sub> +1	V		
	A15, $\overline{CE}$ , $\overline{UB}$ , $\overline{LB}$	V <sub>IH</sub>	2.0	V <sub>cc</sub> +1	V <sub>cc</sub> +1	V <sub>cc</sub> +1	V		
Input Low (Logic 0) Voltage	A0-A14, $\overline{WE}$ , $\overline{OE}$	V <sub>IL</sub>	-0.5	0.8	0.8	0.8	V	1, 2	
	A15, $\overline{CE}$ , $\overline{UB}$ , $\overline{LB}$	V <sub>IL</sub>	-0.5	0.8	0.8	0.9	V	1, 2	
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>cc</sub>	A0-A14, $\overline{WE}$ , $\overline{OE}$	I <sub>LI</sub>	-10	10	10	10	μA	
		A15, $\overline{CE}$		1,200	1,200	2.0	μA		
		$\overline{UB}$ , $\overline{LB}$		600	600	1.0	μA		
Input/Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>cc</sub>	DQ1-DQ16	I <sub>LO</sub>	-5	5	5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4			V	V	1	
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	0.4	0.4	V	V	1

**SRAM MODULE**

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX			UNITS	NOTES
				-30	-35	-45		
Operating Current: TTL Input Levels	$\overline{CE} \leq V_{IL}$ ; V <sub>cc</sub> = MAX f = MAX = 1/4RC Outputs Open	I <sub>cc</sub>	170	210	200	200	mA	3, 13
			(x16)	85	140	140	130	mA
Standby Current: TTL Input Levels	$\overline{CE} \geq V_{IH}$ ; V <sub>cc</sub> = MAX f = MAX = 1/4RC Outputs Open	I <sub>SB1</sub>	30	70	70	50	mA	13
Standby Current: CMOS Input Levels	$\overline{CE} \geq V_{cc} - 0.2$ ; V <sub>cc</sub> = MAX V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2 V <sub>IH</sub> ≥ V <sub>cc</sub> - 0.2; f = 0	I <sub>SB2</sub>	5	35	35	15	mA	13

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX			UNITS	NOTES
			-30	-35	-45		
Input Capacitance: A0-A14, $\overline{WE}$ , $\overline{OE}$	T <sub>A</sub> = 25°C; f = 1 MHz V <sub>cc</sub> = 5V	C <sub>I1</sub>	14	14	14	pF	4
Input Capacitance: A15, $\overline{CE}$		C <sub>I2</sub>	10	10	9	pF	4
Input Capacitance: $\overline{UB}$ , $\overline{LB}$		C <sub>I3</sub>	5	5	4.5	pF	4
Input/Output Capacitance: DQ		C <sub>I0</sub>	7	7	7	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$ )

**SRAM MODULE**

DESCRIPTION	SYM	-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>									
READ cycle time	$t_{RC}$	30		35		45		ns	
Address access time	$t_{AA}$		30		35		45	ns	
Chip Enable access time	$t_{ACE}$		30		35		45	ns	
Output hold from address change	$t_{OH}$	5		5		5		ns	
Chip Enable LOW to output in Low-Z	$t_{LZCE}$	5		5		5		ns	7
Chip Enable to output in High-Z	$t_{HZCE}$		20		20		25	ns	6, 7
Chip Enable LOW to power-up time	$t_{PU}$	0		0		0		ns	
Chip Enable HIGH to power-down time	$t_{PD}$		30		35		45	ns	
Output Enable access time	$t_{AOE}$		10		12		15	ns	
Output Enable LOW to output in Low-Z	$t_{LZOE}$	0		0		0		ns	
Output Enable HIGH to output in High-Z	$t_{HZOE}$		10		12		15	ns	6
<b>WRITE Cycle</b>									
WRITE cycle time	$t_{WC}$	25		30		35		ns	
Chip Enable to end of write	$t_{CW}$	25		30		30		ns	
Address valid to end of write	$t_{AW}$	18		20		25		ns	
Address setup time	$t_{AS}$	0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		ns	
WRITE pulse width	$t_{WP}$	25		25		30		ns	
Data setup time	$t_{DS}$	15		15		20		ns	
Data hold time	$t_{DH}$	0		0		0		ns	
Write Enable LOW to output in Low-Z	$t_{LZWE}$	0		0		0		ns	7
Write Enable HIGH to output in High-Z	$t_{HZWE}$		12		15		18	ns	6, 7

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**


1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE, <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. The output will be in the High-Z state if  $\overline{OE}$  is HIGH.
12. The first falling edge of either  $\overline{CE}$  or  $\overline{WE}$  will initiate a WRITE cycle, and the first rising edge of either  $\overline{CE}$  or  $\overline{WE}$  will terminate a WRITE cycle.
13. Typical values are measured at 5V, 25°C and 20ns cycle time.

**SRAM MODULE**


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V <sub>CC</sub> = 2V	I <sub>CCDR</sub>	0.3	1.0	mA	
		V <sub>CC</sub> = 3V		0.8	1.2	mA	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4



**LOW V<sub>CC</sub> DATA-RETENTION WAVEFORM**




**READ CYCLE NO. 1 8, 9**




**READ CYCLE NO. 2 7, 8, 10**



**WRITE CYCLE NO. 1**  
(Chip Enable Controlled) <sup>11, 12</sup>



**WRITE CYCLE NO. 2**  
(Write Enable Controlled) <sup>11, 12</sup>



**SRAM MODULE**

# SRAM MODULE

# 64K x 16 SRAM

## FEATURES

- High speed: 30, 35 and 45ns
- High-performance, low-power, CMOS process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  function
- Upper and lower byte select
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
 

30ns access	-30
35ns access	-35
45ns access	-45
- Packages
 

40-pin DIP (600 mil)	D
----------------------	---
- 2V data retention
 


(Available in the 45ns, CMOS decoder version only)	L
--	---

## MARKING

**SRAM MODULE**

## PIN ASSIGNMENT (Top View)

### 40-Pin DIP (K-3)



## GENERAL DESCRIPTION


The MT4S6416 is a high-speed SRAM memory module containing 65,536 words organized in a x16-bit configuration. The module consists of four 32K x 8 fast static RAMs and a single decoder mounted on a 40-pin DIP, double-sided FR4 printed circuit board. Depending upon the speed of the module, the decoder will be either TTL (30ns and 35ns) or CMOS (45ns).

The decoder interprets the higher order address bit (A15) to select two of the four fast static RAMs. Data is written into the SRAM memory when both write enable ( $\overline{WE}$ ) and chip enable ( $\overline{CE}$ ) inputs are LOW. Reading occurs when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and output enable ( $\overline{OE}$ ) are LOW.

$\overline{LB}$  and  $\overline{UB}$  control the lower and upper byte selection.  $\overline{CE}$  sets the output in High-Z for additional system design flexibility and memory expansion may be achieved through use of the  $\overline{OE}$  function.

The Micron SRAM family uses high-speed, low-power CMOS designs featuring a four-transistor memory cell and double-layer metal, double-layer polysilicon technology. All module components can be powered from a single +5V DC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

**FUNCTIONAL BLOCK DIAGRAM**



U1-U4 = MT5C2568DJ

**TRUTH TABLE**

MODE	CE	UB	LB	OE	WE	DQ OPERATION	POWER
STANDBY	H	X	X	X	X	HIGH-Z	STANDBY
STANDBY	L	H	H	X	X	HIGH-Z	STANDBY
READ: WORD	L	L	L	L	H	Q1-16	ACTIVE (x16)
READ: LOWER BYTE	L	H	L	L	H	Q1-8	ACTIVE (x8)
READ: UPPER BYTE	L	L	H	L	H	Q9-16	ACTIVE (x8)
READ: WORD	L	L	L	H	H	HIGH-Z	ACTIVE (x16)
READ: LOWER BYTE	L	H	L	H	H	HIGH-Z	ACTIVE (x8)
READ: UPPER BYTE	L	L	H	H	H	HIGH-Z	ACTIVE (x8)
WRITE: WORD	L	L	L	X	L	D1-16	ACTIVE (x16)
WRITE: LOWER BYTE	L	H	L	X	L	D1-8	ACTIVE (x8)
WRITE: UPPER BYTE	L	L	H	X	L	D9-16	ACTIVE (x8)

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature ..... -55°C to +125°C  
 Power Dissipation ..... 4W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX			UNITS	NOTES
				-30	-35	-45		
Input High (Logic 1) Voltage	A0-A14, $\overline{WE}$ , $\overline{OE}$	V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V <sub>CC</sub> +1	V <sub>CC</sub> +1	V	
	A15, $\overline{CE}$ , $\overline{UB}$ , $\overline{LB}$	V <sub>IH</sub>	2.0	V <sub>CC</sub> +1	V <sub>CC</sub> +1	V <sub>CC</sub> +1	V	
Input Low (Logic 0) Voltage	A0-A14, $\overline{WE}$ , $\overline{OE}$	V <sub>IL</sub>	-0.5	0.8	0.8	0.8	*V	1, 2
	A15, $\overline{CE}$ , $\overline{UB}$ , $\overline{LB}$	V <sub>IL</sub>	-0.5	0.8	0.8	1.3	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	A0-A14	-40	40	40	40	μA	
		A15, $\overline{CE}$		1,200	1,200	1.0	μA	
		$\overline{UB}$ , $\overline{LB}$		600	600	1.0	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-20	20	20	20	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4				V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	0.4	0.4	V	1

**SRAM MODULE**

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX			UNITS	NOTES
				-30	-35	-45		
Operating Current: TTL Input Levels	$\overline{CE} \leq V_{IL}$ , V <sub>CC</sub> = MAX f = MAX = 1/4RC Outputs Open	I <sub>CC</sub>	170	250	250	290	mA	3, 13
			85	140	140	180	mA	13
Standby Current: TTL Input Levels	$\overline{CE} \geq V_{IH}$ , V <sub>CC</sub> = MAX f = MAX = 1/4RC Outputs Open	I <sub>SB1</sub>	60	120	120	100	mA	13
Standby Current: CMOS Input Levels	$\overline{CE} \geq V_{CC} - 0.2$ , V <sub>CC</sub> = MAX V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2 V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2, f = 0	I <sub>SB2</sub>	5	40	40	20	mA	13

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX			UNITS	NOTES
			-30	-35	-45		
Input Capacitance: A0-A14, $\overline{WE}$ , $\overline{OE}$	T <sub>A</sub> = 25°C; f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I1</sub>	32	32	16	pF	4
Input Capacitance: A15, $\overline{CE}$		C <sub>I2</sub>	10	10	9	pF	4
Input Capacitance: $\overline{UB}$ , $\overline{LB}$		C <sub>I3</sub>	5	5	4.5	pF	4
Input/Output Capacitance: DQ		C <sub>IO</sub>	16	16	16	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

**SRAM MODULE**

DESCRIPTION	SYM	-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>									
READ cycle time	t <sub>RC</sub>	30		35		45		ns	
Address access time	t <sub>AA</sub>		30		35		45	ns	
Chip Enable access time	t <sub>ACE</sub>		30		35		45	ns	
Output hold from address change	t <sub>OH</sub>	5		5		5		ns	
Chip Enable LOW to output in Low-Z	t <sub>LZCE</sub>	5		5		5		ns	7
Chip Enable to output in High-Z	t <sub>HZCE</sub>		20		20		25	ns	6, 7
Chip Enable LOW to power-up time	t <sub>PU</sub>	0		0		0		ns	
Chip Enable HIGH to power-down time	t <sub>PD</sub>		30		35		45	ns	
Output Enable access time	t <sub>AOE</sub>		20		20		25	ns	
Output Enable LOW to output in Low-Z	t <sub>LZOE</sub>	0		0		0		ns	
Output Enable HIGH to output in High-Z	t <sub>HZOE</sub>		20		20		30	ns	6
<b>WRITE Cycle</b>									
WRITE cycle time	t <sub>WC</sub>	30		35		45		ns	
Chip Enable to end of write	t <sub>CW</sub>	25		30		30		ns	
Address valid to end of write	t <sub>AW</sub>	25		25		30		ns	
Address setup time	t <sub>AS</sub>	0		0		0		ns	
Address hold from end of write	t <sub>AH</sub>	2		2		2		ns	
WRITE pulse width	t <sub>WP</sub>	25		25		30		ns	
Data setup time	t <sub>DS</sub>	15		15		18		ns	
Data hold time	t <sub>DH</sub>	0		0		0		ns	
Write Enable LOW to output in Low-Z	t <sub>LZWE</sub>	0		0		0		ns	7
Write Enable HIGH to output in High-Z	t <sub>HZWE</sub>		20		15		15	ns	6, 7

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**


1. All voltages referenced to V<sub>ss</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>cc</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE, <sup>t</sup>HZOE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE and <sup>t</sup>HZWE are less than <sup>t</sup>LZCE and <sup>t</sup>LZWE respectively.
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. The output will be in the High-Z state if  $\overline{OE}$  is HIGH.
12. The first falling edge of either  $\overline{CE}$  or  $\overline{WE}$  will initiate a WRITE cycle, and the first rising edge of either  $\overline{CE}$  or  $\overline{WE}$  will terminate a WRITE cycle.
13. Typical values are measured at 5V, 25°C and 20ns cycle time.

**SPRAM MODULE**


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>cc</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$ $V_{IN} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	I <sub>ccDR</sub>	V <sub>cc</sub> = 2V	0.5	1.5	mA	
	V <sub>cc</sub> = 3V			1.5	2.0	mA	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4



**LOW V<sub>cc</sub> DATA-RETENTION WAVEFORM**




**READ CYCLE NO. 1 8, 9**




**READ CYCLE NO. 2 7, 8, 10**



**WRITE CYCLE NO. 1**  
(Chip Enable Controlled) <sup>11, 12</sup>



**WRITE CYCLE NO. 2**  
(Write Enable Controlled) <sup>11, 12</sup>





**SRAM MODULE**

# SRAM MODULE

# 16K x 32 SRAM

## FEATURES

- High speed: 15, 20, 25, 30, 35 and 45ns
- High-performance, low-power, CMOS process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  functions
- Low profile (.50 inches maximum height)
- All inputs and outputs are TTL compatible
- Industry standard pinout
- Upgradable with 64K x 32, 128K x 32 and 256K x 32 modules

## OPTIONS

- Timing
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access
  - 45ns access

## MARKING

- 15
- 20
- 25
- 30
- 35
- 45

- Packages

64-pin SIMM  
64-pin ZIP

M  
Z

- 2V data retention

L

## GENERAL DESCRIPTION


The MT8S1632 is a high-speed SRAM memory module containing 16,384 words organized in a x32-bit configuration. The module consists of eight 16K x 4 fast static RAMs mounted on a 64-pin, double-sided, FR4-printed circuit board.

Data is written into to the SRAM memory when write enable ( $\overline{WE}$ ) and chip enable ( $\overline{CE}$ ) inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and output enable ( $\overline{OE}$ ) are LOW.  $\overline{CE}$  can set the output in High-Z for additional flexibility in system design, and memory expansion is accomplished by use of the  $\overline{OE}$  function.


PD0 and PD1 identify the module's density, allowing interchangeable use of alternate-density, industry standard modules. Four chip enable inputs, ( $\overline{CE1}$ ,  $\overline{CE2}$ ,  $\overline{CE3}$

## PIN ASSIGNMENT (Top View)

### 64-Pin SIMM (I-11)



### 64-Pin ZIP (J-1)




PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	17	A2	33	$\overline{CE4}$	49	A4
2	PD0	18	A9	34	$\overline{CE3}$	50	A11
3	PD1	19	DQ13	35	NC	51	A5
4	DQ1	20	DQ5	36	NC	52	A12
5	DQ9	21	DQ14	37	$\overline{OE}$	53	Vcc
6	DQ2	22	DQ6	38	Vss	54	A13
7	DQ10	23	DQ15	39	DQ25	55	A6
8	DQ3	24	DQ7	40	DQ17	56	DQ21
9	DQ11	25	DQ16	41	DQ26	57	DQ29
10	DQ4	26	DQ8	42	DQ18	58	DQ22
11	DQ12	27	Vss	43	DQ27	59	DQ30
12	Vcc	28	$\overline{WE}$	44	DQ19	60	DQ23
13	A0	29	NC	45	DQ28	61	DQ31
14	A7	30	NC	46	DQ20	62	DQ24
15	A1	31	$\overline{CE2}$	47	A3	63	DQ32
16	A8	32	$\overline{CE1}$	48	A10	64	Vss

and  $\overline{CE4}$ ), are used to enable the module's 4 bytes independently.

The Micron SRAM family uses a high-speed, low-power CMOS design in a four-transistor memory cell featuring double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5VDC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

**SRAM MODULE**

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	$\overline{OE}$	$\overline{CE}$	$\overline{WE}$	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

**SRAM MODULE**

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....	-1V to +7V
Storage Temperature .....	-55°C to +125°C
Power Dissipation .....	8W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>cc</sub> = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>cc</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>cc</sub>	I <sub>LI</sub>	-40	40	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>cc</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

**SRAM MODULE**

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX						UNITS	NOTES
				-15	-20	-25	-30	-35	-45		
Operating Current: TTL Input Levels	$\overline{CE} \leq V_{IL}; V_{cc} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>CC</sub>	520	960	880	800	800	720	720	mA	3, 13
Standby Current: TTL Input Levels	$\overline{CE} \geq V_{IH}; V_{cc} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>SB1</sub>	160	320	280	240	240	200	200	mA	13
Power Supply Current: Standby	$\overline{CE} \geq V_{cc} - 0.2V; V_{cc} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2V V <sub>IH</sub> ≥ V <sub>cc</sub> - 0.2V; f = 0	I <sub>SB2</sub>	3.2	24	24	24	24	24	24	mA	13

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A13, $\overline{WE}$ , $\overline{CE}$ , $\overline{OE}$	T <sub>A</sub> = 25°C; f = 1 MHz V <sub>cc</sub> = 5V	C <sub>i</sub>	70	pF	4
Input/Output Capacitance: DQ1-DQ32		C <sub>i/o</sub>	15	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

**SRAM MODULE**

DESCRIPTION	SYM	-15		-20		-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX												
<b>READ Cycle</b>															
READ cycle time	t <sup>RC</sup>	15		20		25		30		35		45		ns	
Address access time	t <sup>AA</sup>		15		20		25		30		35		45	ns	
Chip Enable access time	t <sup>ACE</sup>		12		15		20		25		30		40	ns	
Output hold from address change	t <sup>OH</sup>	3		3		3		3		3		3		ns	
Chip disable to output in Low-Z	t <sup>LZCE</sup>	3		5		5		5		5		5		ns	7
Chip Enable to output in High-Z	t <sup>HZCE</sup>		7		8		8		8		8		8	ns	6, 7
Chip disable to power-up time	t <sup>PU</sup>	0		0		0		0		0		0		ns	
Chip Enable to power-down time	t <sup>PD</sup>		15		20		25		30		35		45	ns	
Output Enable access time	t <sup>AOE</sup>		6		7		8		15		15		15	ns	
Output disable to output in Low-Z	t <sup>LZOE</sup>	0		0		0		0		0		0		ns	
Output Enable to output in High-Z	t <sup>HZOE</sup>		6		7		8		8		8		8	ns	6
<b>WRITE Cycle</b>															
WRITE cycle time	t <sup>WC</sup>	15		20		25		30		35		45		ns	
Chip Enable to end of write	t <sup>CW</sup>	12		15		20		25		25		30		ns	
Address valid to end of write	t <sup>AW</sup>	12		15		20		25		25		30		ns	
Address setup time	t <sup>AS</sup>	0		0		0		0		0		0		ns	
Address hold from end of write	t <sup>AH</sup>	0		0		0		0		0		0		ns	
WRITE pulse width	t <sup>WP1</sup>	12		15		18		20		20		30		ns	
WRITE pulse width	t <sup>WP2</sup>	14		18		20		25		25		30		ns	
Data setup time	t <sup>DS</sup>	8		10		10		12		12		12		ns	
Data hold time	t <sup>DH</sup>	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	t <sup>LZWE</sup>	2		2		2		2		2		2		ns	7
Write Enable to output in High-Z	t <sup>HZWE</sup>		6		8		8		8		8		8	ns	6, 7

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

- All voltages referenced to V<sub>SS</sub> (GND).
- 3V for pulse width < 20ns.
- I<sub>CC</sub> is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- t<sub>HZCE</sub>, t<sub>HZOE</sub> and t<sub>HZWE</sub> are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub>.
- $\overline{WE}$  is HIGH for READ cycle.
- Device is continuously selected. All chip enables are held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- The output will be in the High-Z if  $\overline{OE}$  is HIGH.
- The first falling edge of either  $\overline{CE}$  or  $\overline{WE}$  will initiate a WRITE cycle, and the first rising edge of either  $\overline{CE}$  or  $\overline{WE}$  will terminate a WRITE cycle.
- Typical values are measured at 5V, 25°C and 20ns cycle time.


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V <sub>CC</sub> = 2V	I <sub>CCDR</sub>		760	2,000	μA
		V <sub>CC</sub> = 3V			1,000	3,200	μA
Chip Deselect to Data Retention Time		t <sub>CDR</sub>	0		—	ns	4
Operation Recovery Time		t <sub>R</sub>	t <sub>RC</sub>			ns	4


**LOW V<sub>CC</sub> DATA-RETENTION WAVEFORM**




**READ CYCLE NO. 1 8, 9**



**READ CYCLE NO. 2 7, 8, 10**




**WRITE CYCLE NO. 1**  
(Write Enable Controlled)




**NOTE:** Output enable ( $\overline{OE}$ ) is inactive (HIGH).

**WRITE CYCLE NO. 2**  
(Chip Enable Controlled)



 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 3**  
(Write Enable Controlled)<sup>11, 12</sup>



**SRAM MODULE**

# SRAM MODULE

# 64K x 32 SRAM

## FEATURES

- Industry compatible pinout
- High speed: 20, 25, 30, 35 and 45ns
- High-performance, low-power CMOS process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  function
- Low profile (.50 inches maximum height)
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access
  - 45ns access
- Packages
  - 64-pin SIMM
  - 64-pin ZIP
- 2V data retention

## MARKING

- 20
- 25
- 30
- 35
- 45
- M
- Z
- L

## GENERAL DESCRIPTION


The MT8S6432 is a high-speed SRAM memory module containing 65,536 words organized in a x32-bit configuration. The module consists of eight 64K x 4 fast SRAMs mounted on a 64-pin, double-sided, FR4 printed circuit board.

Data is written into to the SRAM memory when write enable ( $\overline{WE}$ ) and chip enable ( $\overline{CE}$ ) inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and output enable ( $\overline{OE}$ ) are LOW.  $\overline{CE}$  and/or  $\overline{OE}$  can set the output in a High-Z state for additional flexibility in system design and memory expansion.


PD0 and PD1 identify the module's density, allowing interchangeable use of alternate density, industry standard modules. Four chip enable inputs, ( $\overline{CE1}$ ,  $\overline{CE2}$ ,  $\overline{CE3}$  and  $\overline{CE4}$ ) are used to enable the module's 4 bytes independently.

## PIN ASSIGNMENT (Top View)

### 64-Pin SIMM (I-11)



### 64-Pin ZIP (J-1)




PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	17	A2	33	CE4	49	A4
2	PD0	18	A9	34	CE3	50	A11
3	PD1	19	DQ13	35	NC	51	A5
4	DQ1	20	DQ5	36	NC	52	A12
5	DQ9	21	DQ14	37	OE	53	Vcc
6	DQ2	22	DQ6	38	Vss	54	A13
7	DQ10	23	DQ15	39	DQ25	55	A6
8	DQ3	24	DQ7	40	DQ17	56	DQ21
9	DQ11	25	DQ16	41	DQ26	57	DQ29
10	DQ4	26	DQ8	42	DQ18	58	DQ22
11	DQ12	27	Vss	43	DQ27	59	DQ30
12	Vcc	28	WE	44	DQ19	60	DQ23
13	A0	29	A15	45	DQ28	61	DQ31
14	A7	30	A14	46	DQ20	62	DQ24
15	A1	31	CE2	47	A3	63	DQ32
16	A8	32	CE1	48	A10	64	Vss

The Micron SRAM family uses a high-speed, low-power CMOS design in a four-transistor memory cell featuring double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5VDC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

**SRAM MODULE**

**FUNCTIONAL BLOCK DIAGRAM**



PRESENCE DETECT  
PD0 = No Connect  
PD1 = Vss

U1-U8 = MT5C2565DJ

**TRUTH TABLE**

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

**SRAM MODULE**

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature ..... -55°C to +125°C  
 Power Dissipation ..... 8W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-40	40	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

**SRAM MODULE**

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX					UNITS	NOTES
				-20	-25	-30	-35	-45		
Operating Current: TTL Input Levels	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>CC</sub>	600	960	880	760	720	720	mA	3, 13
Standby Current: TTL Input Levels	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>SB1</sub>	88	240	200	200	200	200	mA	13
Power Supply Current: Standby	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2V; f = 0	I <sub>SB2</sub>	3.2	40	40	40	56	56	mA	13

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A13, $\overline{WE}$ , $\overline{CE}$ , $\overline{OE}$	T <sub>A</sub> = 25°C; f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	72	pF	4
Input/Output Capacitance: DQ1-DQ32		C <sub>I/O</sub>	15	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$ )

**SRAM MODULE**

DESCRIPTION	SYM	-20		-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX										
<b>READ Cycle</b>													
READ cycle time	$t_{RC}$	20		25		30		35		45		ns	
Address access time	$t_{AA}$		20		25		30		35		45	ns	
Chip Enable access time	$t_{ACE}$		20		25		30		35		45	ns	
Output hold from address change	$t_{OH}$	3		5		5		5		5		ns	
Chip Enable LOW to output in Low-Z	$t_{LZCE}$	6		6		6		6		6		ns	7
Chip Enable to output in High-Z	$t_{HZCE}$		9		9		12		15		18	ns	6, 7
Chip Enable LOW to power-up time	$t_{PU}$	0		0		0		0		0		ns	
Chip Enable HIGH to power-down time	$t_{PD}$		20		25		30		35		45	ns	
Output Enable access time	$t_{AOE}$		8		8		10		12		15	ns	
Output Enable LOW to output in Low-Z	$t_{LZOE}$	0		0		0		0		0		ns	
Output Enable HIGH to output in High-Z	$t_{HZOE}$		7		7		10		12		15	ns	6
<b>WRITE Cycle</b>													
WRITE cycle time	$t_{WC}$	20		20		25		30		35		ns	
Chip Enable to end of write	$t_{CW}$	15		15		18		20		25		ns	
Address valid to end of write	$t_{AW}$	15		15		18		20		25		ns	
Address setup time	$t_{AS}$	0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		0		ns	
WRITE pulse width	$t_{WP}$	15		15		18		20		25		ns	
Data setup time	$t_{DS}$	10		10		12		15		20		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		ns	
Write Enable LOW to output in Low-Z	$t_{LZWE}$	5		5		5		5		5		ns	7
Write Enable HIGH to output in High-Z	$t_{HZWE}$	0	10	0	10	0	12	0	15	0	18	ns	6, 7

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>ss</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>cc</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE, <sup>t</sup>HZOE and <sup>t</sup>HZWE are specified with C<sub>L</sub> = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. The output will be in the High-Z state if  $\overline{OE}$  is HIGH.
12. The first falling edge of either  $\overline{CE}$  or  $\overline{WE}$  will initiate a WRITE cycle, and the first rising edge of either  $\overline{CE}$  or  $\overline{WE}$  will terminate a WRITE cycle.
13. Typical values are measured at 5V, 25°C and 20ns cycle time.

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>cc</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$ $V_{in} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	V <sub>CC</sub> = 2V		760	2,400	μA	
		V <sub>CC</sub> = 3V		1,400	3,200	μA	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4

**LOW V<sub>cc</sub> DATA-RETENTION WAVEFORM**





**SPRAM MODULE**


**READ CYCLE NO. 1 8, 9**




**READ CYCLE NO. 2 7, 8, 10**



**WRITE CYCLE NO. 1**  
(Chip Enable Controlled) <sup>11, 12</sup>



**WRITE CYCLE NO. 2**  
(Write Enable Controlled) <sup>11, 12</sup>



**SPRAM MODULE**

■ **SRAM MODULE**

# SRAM MODULE

# 128K x 32 SRAM

## FEATURES

- Industry compatible pinout
- High speed: 20, 25, 35 and 45ns
- High-density 512KB design
- High-performance, low-power, CMOS process
- Single +5V  $\pm 10\%$  power supply
- Easy memory expansion with  $\overline{CE}$  function
- All inputs and outputs are TTL compatible
- Low profile (.600 inches maximum height)

## OPTIONS

- Timing
  - 20ns access
  - 25ns access
  - 35ns access
  - 45ns access
- Packages
  - 64-pin SIMM
  - 64-pin ZIP
- Optional, 2V data retention

## MARKING


- 20
- 25
- 35
- 45
- M
- Z
- L

## GENERAL DESCRIPTION

The MT4S12832 is a high-speed SRAM memory module containing 131,072 words organized in a x32-bit configuration. The module consists of four 128K x 8 fast static RAMs mounted on a 64-pin, single-sided, FR4-printed circuit board.

Data is written into the SRAM memory when write enable ( $\overline{WE}$ ) and chip enable ( $\overline{CE}$ ) inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and output enable ( $\overline{OE}$ ) are LOW.  $\overline{CE}$  and/or  $\overline{OE}$  can set the output in a High-Z state for additional flexibility in system design and memory expansion.

PD0 and PD1 identify the module's density allowing interchangeable use of alternate density, industry-standard modules. Four chip enable inputs, ( $\overline{CE1}$ ,  $\overline{CE2}$ ,  $\overline{CE3}$




**SRAM MODULE**

and  $\overline{CE4}$ ) are used to enable the module's 4 bytes independently.

The Micron SRAM family uses a high-speed, low-power CMOS design in a four-transistor memory cell featuring double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5VDC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

**FUNCTIONAL BLOCK DIAGRAM**



U1-U4 = MT5C1008DJ

PRESENCE DETECT  
PD0 = No Connect  
PD1 = No Connect

**TRUTH TABLE**

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

**SRAM MODULE**

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....	-1V to +7V
Storage Temperature .....	-55°C to +125°C
Power Dissipation .....	4W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>cc</sub> = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>cc</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>cc</sub>	I <sub>LI</sub>	-20	20	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>cc</sub>	I <sub>LO</sub>	-20	20	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

**SRAM MODULE**

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX				UNITS	NOTES
				-20	-25	-35	-45		
Operating Current: TTL Input Levels	$\overline{CE} \leq V_{IL}; V_{cc} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>cc</sub>	380	560	500	460	440	mA	3, 13
Standby Current: TTL Input Levels	$\overline{CE} \geq V_{IH}; V_{cc} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>SB1</sub>	68	140	120	100	100	mA	13
Standby Current: CMOS Input Levels	$\overline{CE} \geq V_{cc} - 0.2V; V_{cc} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>ss</sub> + 0.2V V <sub>IH</sub> ≥ V <sub>cc</sub> - 0.2V; f = 0	I <sub>SB2</sub>	1.6	20	20	20	20	mA	13
"L" version only	$\overline{CE} \geq V_{cc} - 0.2V; V_{cc} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>ss</sub> + 0.2V V <sub>IH</sub> ≥ V <sub>cc</sub> - 0.2V; f = 0	I <sub>SB2</sub>	1.2	6	6	6	6	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A13, WE, OE	T <sub>A</sub> = 25°C; f = 1 MHz V <sub>cc</sub> = 5V	C <sub>i</sub>	35	pF	4
Input/Output Capacitance: DQ1-DQ32		C <sub>i/o</sub>	10	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**



(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$ )

**SRAM MODULE**

DESCRIPTION	SYM	-20		-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>											
READ cycle time	<sup>t</sup> RC	20		25		35		45		ns	
Address access time	<sup>t</sup> AA		20		25		35		45	ns	
Chip Enable access time	<sup>t</sup> ACE		20		25		35		45	ns	
Output hold from address change	<sup>t</sup> OH	5		5		5		5		ns	
Chip disable to output in Low-Z	<sup>t</sup> LZCE	5		5		5		5		ns	7
Chip Enable to output in High-Z	<sup>t</sup> HZCE		8		10		15		18	ns	6, 7
Chip disable to power-up time	<sup>t</sup> PU	0		0		0		0		ns	
Chip Enable to power-down time	<sup>t</sup> PD		20		25		35		45	ns	
Output Enable access time	<sup>t</sup> AOE		6		8		12		15	ns	
Output disable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		ns	
Output Enable to output in High-Z	<sup>t</sup> HZOE		6		10		12		15	ns	6
<b>WRITE Cycle</b>											
WRITE cycle time	<sup>t</sup> WC	20		25		35		45		ns	
Chip Enable to end of write	<sup>t</sup> CW	12		15		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	12		15		20		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	12		15		20		25		ns	
WRITE pulse width	<sup>t</sup> WP2	15		15		20		25		ns	
Data setup time	<sup>t</sup> DS	8		10		15		20		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	5		0		0		0		ns	7
Write Enable to output in High-Z	<sup>t</sup> HZWE		8		10		15		18	ns	6, 7

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2



**NOTES**


- All voltages referenced to V<sub>SS</sub> (GND).
- 3V for pulse width < 20ns.
- ICC is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1, unless otherwise noted.
- <sup>t</sup>HZCE, <sup>t</sup>HZOE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
- $\overline{WE}$  is HIGH for READ cycle.
- Device is continuously selected. All chip enables are held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- The output will be in the High-Z state if  $\overline{OE}$  is HIGH.
- The first falling edge of either  $\overline{CE}$  or  $\overline{WE}$  will initiate a WRITE cycle, and the first rising edge of either  $\overline{CE}$  or  $\overline{WE}$  will terminate a WRITE cycle.
- Typical values are measured at 5V, 25°C and 25ns cycle time.

**SPRAM MODULE**


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V <sub>CC</sub> = 2V	I <sub>CCDR</sub>		140	800	μA
		V <sub>CC</sub> = 3V			280	1,600	μA
		V <sub>CC</sub> = 5V			1,000	5,200	μA
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4


**LOW V<sub>CC</sub> DATA-RETENTION WAVEFORM**



**READ CYCLE NO. 1 8, 9**




**READ CYCLE NO. 2 7, 8, 10**




 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 1**  
(Write Enable Controlled)




**NOTE:** Output enable ( $\overline{OE}$ ) is inactive (HIGH).

**WRITE CYCLE NO. 2**  
(Chip Enable Controlled)



 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 3**  
(Write Enable Controlled) <sup>11, 12</sup>



**SRAM MODULE**

# SRAM MODULE

# 256K x 32 SRAM

## FEATURES

- Industry compatible pinout
- High speed: 20, 25, 35 and 45ns
- High-density 1MB design
- High-performance, low-power, CMOS process
- Single +5V  $\pm 10\%$  power supply
- Easy memory expansion with  $\overline{CE}$  function
- All inputs and outputs are TTL compatible
- Low profile (.600 inches maximum height)

## OPTIONS

- Timing  
20ns access  
25ns access  
35ns access  
45ns access

## MARKING

- Packages  
64-pin SIMM M  
64-pin ZIP Z

- Optional, 2V data retention L

## GENERAL DESCRIPTION


The MT8S25632 is a high-speed SRAM memory module containing 262,144 words organized in a x32-bit configuration. The module consists of eight 256K x 4 fast static RAMs mounted on a 64-pin, double-sided, FR4-printed circuit board.

Data is written into the SRAM memory when write enable ( $\overline{WE}$ ) and chip enable ( $\overline{CE}$ ) inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and output enable ( $\overline{OE}$ ) are LOW.  $\overline{CE}$  and/or  $\overline{OE}$  can set the output in High-Z for additional flexibility in system design and memory expansion.


PD0 and PD1 identify the module's density allowing interchangeable use of alternate density, industry

## PIN ASSIGNMENT (Top View)

### 64-Pin SIMM (I-11)



### 64-Pin ZIP (J-1)




PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	17	A2	33	CE4	49	A4
2	PD0	18	A9	34	CE3	50	A11
3	PD1	19	DQ13	35	A17	51	A5
4	DQ1	20	DQ5	36	A16	52	A12
5	DQ9	21	DQ14	37	OE	53	Vcc
6	DQ2	22	DQ6	38	Vss	54	A13
7	DQ10	23	DQ15	39	DQ25	55	A6
8	DQ3	24	DQ7	40	DQ17	56	DQ21
9	DQ11	25	DQ16	41	DQ26	57	DQ29
10	DQ4	26	DQ8	42	DQ18	58	DQ22
11	DQ12	27	Vss	43	DQ27	59	DQ30
12	Vcc	28	WE	44	DQ19	60	DQ23
13	A0	29	A15	45	DQ28	61	DQ31
14	A7	30	A14	46	DQ20	62	DQ24
15	A1	31	CE2	47	A3	63	DQ32
16	A8	32	CE1	48	A10	64	Vss

standard modules. Four chip enable inputs, ( $\overline{CE1}$ ,  $\overline{CE2}$ ,  $\overline{CE3}$  and  $\overline{CE4}$ ) are used to enable the module's 4 bytes independently.

The Micron SRAM family uses a high-speed, low-power CMOS design in a four-transistor memory cell featuring double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5VDC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

**SRAM MODULE**

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	$\overline{OE}$	$\overline{CE}$	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

**SRAM MODULE**

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....	-1V to +7V
Storage Temperature .....	-55°C to +125°C
Power Dissipation .....	8W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS		SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage			V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage			V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		I <sub>LI</sub>	-5	5	μA	
Input/Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	DQ1-DQ32	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA		V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA		V <sub>OL</sub>		0.4	V	1

**SRAM MODULE**

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX				UNITS	NOTES
				-20	-25	-35	-45		
Operating Current: TTL Input Levels	$\overline{CE} \leq V_{IL}; V_{CC} = MAX$ f = MAX = 1/τRC Outputs Open	I <sub>CC</sub>	760	1,120	1,000	920	880	mA	3, 13
Standby Current: TTL Input Levels	$\overline{CE} \geq V_{IH}; V_{CC} = MAX$ f = MAX = 1/τRC Outputs Open	I <sub>SB1</sub>	560	280	240	200	200	mA	13
Standby Current: TTL Input Levels	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = MAX$ V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	3.2	40	40	40	40	mA	13
"L" version only	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = MAX$ V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	2.4	12	12	12	12	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance; A0-A17, $\overline{WE}$ , $\overline{OE}$	T <sub>A</sub> = 25°C; f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I1</sub>	70	pF	4
Input Capacitance; $\overline{CE1}$ - $\overline{CE4}$		C <sub>I2</sub>	18	pF	4
Input/Output Capacitance: DQ1-DQ32		C <sub>I/O</sub>	10	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$ )

**SRAM MODULE**

DESCRIPTION	SYM	-20		-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>											
READ cycle time	<sup>t</sup> RC	20		25		35		45		ns	
Address access time	<sup>t</sup> AA		20		25		35		45	ns	
Chip Enable access time	<sup>t</sup> ACE		20		25		35		45	ns	
Output hold from address change	<sup>t</sup> OH	5		5		5		5		ns	
Chip disable to output in Low-Z	<sup>t</sup> LZCE	5		5		5		5		ns	7
Chip Enable to output in High-Z	<sup>t</sup> HZCE		8		10		15		18	ns	6, 7
Chip disable to power-up time	<sup>t</sup> PU	0		0		0		0		ns	
Chip Enable to power-down time	<sup>t</sup> PD		20		25		35		45	ns	
Output Enable access time	<sup>t</sup> AOE		6		8		12		15	ns	
Output disable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		ns	
Output Enable to output in High-Z	<sup>t</sup> HZOE		6		10		12		15	ns	6
<b>WRITE Cycle</b>											
WRITE cycle time	<sup>t</sup> WC	20		25		35		45		ns	
Chip Enable to end of write	<sup>t</sup> CW	12		15		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	12		15		20		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	12		15		20		25		ns	
WRITE pulse width	<sup>t</sup> WP2	15		15		20		25		ns	
Data setup time	<sup>t</sup> DS	8		10		15		20		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	5		5		5		5		ns	7
Write Enable to output in High-Z	<sup>t</sup> HZWE		8		10		15		18	ns	6, 7

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**


1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3V for pulse width < 20ns.
3. I<sub>CC</sub> is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. The output will be in the High-Z state if  $\overline{OE}$  is HIGH.
12. The first falling edge of either  $\overline{CE}$  or  $\overline{WE}$  will initiate a WRITE cycle, and the first rising edge of either  $\overline{CE}$  or  $\overline{WE}$  will terminate a WRITE cycle.
13. Typical values are measured at 5V, 25°C and 25ns cycle time.

**SRAM MODULE**


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$	V <sub>CC</sub> = 2V		280	1,600	μA	
	$V_{IN} \geq (V_{CC} - 0.2V)$	V <sub>CC</sub> = 3V		560	3,200	μA	
	or ≤ 0.2V	V <sub>CC</sub> = 5V		2,000	10,400	μA	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4



**LOW V<sub>CC</sub> DATA-RETENTION WAVEFORM**




**READ CYCLE NO. 1** 8, 9



**READ CYCLE NO. 2** 7, 8, 10




**WRITE CYCLE NO. 1**  
(Write Enable Controlled)




**NOTE:** Output enable ( $\overline{OE}$ ) is inactive (HIGH).

**WRITE CYCLE NO. 2**  
(Chip Enable Controlled)



 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 3**  
(Write Enable Controlled) <sup>11, 12</sup>



**SRAM MODULE**

---

<b>STATIC RAMS .....</b>	<b>1</b>
<b>SYNCHRONOUS SRAMS.....</b>	<b>2</b>
<b>SRAM MODULES .....</b>	<b>3</b>
<b>CACHE DATA/LATCHED SRAMS .....</b>	<b>4</b>
<b>FIFO MEMORIES.....</b>	<b>5</b>
<b>APPLICATION/TECHNICAL NOTES .....</b>	<b>6</b>
<b>PRODUCT RELIABILITY .....</b>	<b>7</b>
<b>PACKAGE INFORMATION .....</b>	<b>8</b>
<b>SALES INFORMATION .....</b>	<b>9</b>

---

## CACHE DATA/LATCHED SRAM PRODUCT SELECTION GUIDE

Memory Configuration	Control Functions	Part Number	Access Time (ns)	Package		Process	Page
				PLCC	PQFP		
Dual 4K x 16 or Single 8K x 16	Mode, Byte Select, CE, OE Address Latch (A0-A11)	MT56C0816	20, 25, 35	52	52	CMOS	4-1
Dual 4K x 16 or Single 8K x 16	Mode, Byte Select, CE, OE Address Latch (A0-A12)	MT56C3816	20, 25, 35	52	52	CMOS	4-13
16K x 16	Latched Address and Data, Dual Chip Enables, Byte Write Controls	MT5C2516	15, 17, 20, 25	52	52	CMOS	4-25
Dual 4K x 18 or Single 8K x 18	Mode, Byte Select, $\overline{CE}$ , $\overline{OE}$ Address Latch (A0-A11)	MT56C0818	20, 25, 35	52	52	CMOS	4-39
Dual 4K x 18 or Single 8K x 18	Mode, Byte Select, $\overline{CE}$ , $\overline{OE}$ Synchronous Write Enable	MT56C2818	24, 28	52	52	CMOS	4-51
Dual 4K x 18 or Single 8K x 18	Mode, Byte Select, $\overline{CE}$ , $\overline{OE}$ Address Latch (A0-A12)	MT56C3818	20, 25, 35	52	52	CMOS	4-61
16K x 18	Latched Address and Data, Dual Chip Enables, Byte Write Controls	MT5C2818	15, 17, 20, 25	52	52	CMOS	4-73

**NOTE:** Many Micron components are available in bare die form. Contact Micron Technology, Inc., for more information.

# CACHE DATA SRAM

# DUAL 4K x 16 SRAM, SINGLE 8K x 16 SRAM CONFIGURABLE CACHE DATA SRAM

## FEATURES

- Operates as two 4K x 16 SRAMs with common addresses and data; also configurable as a single 8K x 16 SRAM
- Built-in input address latches
- Separate upper and lower Byte Select
- Fast access times: 20, 25 and 35ns allow operation with 40, 33 and 25 MHz microprocessor systems
- Fast Output Enable: 8ns
- Directly interfaces with the Intel 82385 cache controller as well as other 80386 cache memory controllers

## OPTIONS

- Timing  
20ns access (40 MHz)  
25ns access (33 MHz)  
35ns access (25 MHz)

- Packages  
52-pin PLCC  
52-pin PQFP

## MARKING

- 20
- 25
- 35
- EJ
- LG

## GENERAL DESCRIPTION

The MT56C0816 is one of a family of fast SRAM cache memories. It employs a high-speed, low-power design using a four-transistor memory cell. It is fabricated using double-layer polysilicon, double-layer metal CMOS technology.

The MT56C0816 is a highly integrated cache data memory building block. It easily interfaces with cache controllers for the Intel 80386 in either the DIRECT MAPPED or TWO-WAY SET ASSOCIATIVE MODE. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K-word by 16-bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K-word by 16-bit SRAM.

Input addresses are latched in the on-chip register on the negative edge of the CALEN signal. This register is functionally equivalent to a 74LS373.


The memory functions are controlled by the chip select ( $\overline{CE}$ ,  $\overline{CS0}$  and  $\overline{CS1}$ ), output enable ( $\overline{COEA}$  and  $\overline{COEB}$ ) and write enable ( $\overline{CWEA}$  and  $\overline{CWEB}$ ) signals.

In either the DIRECT MAPPED (direct) or TWO-WAY SET ASSOCIATIVE (dual) operational modes,  $\overline{CE}$  is a

## PIN ASSIGNMENT (Top View)

52-Pin PLCC (D-3)

52-Pin PQFP (D-4)



**CACHE DATA/LATCHED SRAM**

global chip enable, while  $\overline{CS0}$  and  $\overline{CS1}$  control lower and upper byte selection for READ and WRITE operations.


Outputs are enabled on a HIGH to LOW transition of  $\overline{COEA}$  or  $\overline{COEB}$ . In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode,  $\overline{COEA}$  and  $\overline{COEB}$  should be connected together externally and used as a single output enable. Alternately,  $\overline{COEA}$  or  $\overline{COEB}$  can be tied LOW externally, allowing the other signal to control the outputs.

Write enable is activated on a HIGH to LOW transition of  $\overline{CWEA}$  or  $\overline{CWEB}$ . In the dual mode, data may be written to bank "A" or bank "B". In the direct mode,  $\overline{CWEA}$  and  $\overline{CWEB}$  should be connected together externally and used as a single write enable. Alternately,  $\overline{CWEA}$  or  $\overline{CWEB}$  can be tied LOW externally, allowing the other signal to control the write function.

The MT56C0816 operates from a +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**

**DUAL 4K x 16**  
(TWO-WAY SET ASSOCIATIVE)




**CACHE DATA/LATCHED SRAM**

**FUNCTIONAL BLOCK DIAGRAM**

**8K x 16**  
**(DIRECT MAP)**

**CACHE DATA/LATCHED SRAM**



**PIN DESCRIPTIONS**

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0-A11	Input	Address Inputs: These inputs are clocked by CALEN and stored in a latch.
46	A12	Input	Address Input: This input is the high order address bit in the direct 8K x 16 configuration. It is not used in the dual 4K x 16 configuration.
52	CALEN	Input	Address Latch Enable: When CALEN is HIGH, the latch is transparent. The negative edge latches the current address inputs (A0-A11).
31	MODE	Input	Mode Select: This controls the device configuration. When this pin is tied HIGH, the device is in the dual 4K x 16 configuration. When the pin is tied LOW, the device is configured as an 8K x 16 SRAM.
23, 30	$\overline{CS0}$ , $\overline{CS1}$	Input	Chip Selects: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When $\overline{CS0}$ is LOW, DQ1-DQ8 are enabled. When $\overline{CS1}$ is LOW, DQ9-DQ16 are enabled.
45	$\overline{CE}$	Input	Chip Enable: When $\overline{CE}$ is LOW, the device is enabled. It is a global control signal that activates both bank A and bank B for READ or WRITE operations.
28, 29	$\overline{COEA}$ , $\overline{COEB}$	Input	Output Enable: In the dual configuration, the signal that is LOW enables bank A or B. Simultaneous LOW assertion will deselect both banks. In the DIRECT mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is enabled. Alternately $\overline{COEA}$ or $\overline{COEB}$ can be tied LOW externally, allowing the other signal to control the output.
25, 24	$\overline{CWEA}$ , $\overline{CWEB}$	Input	Write Enable: In the dual configuration, the signal that is LOW enables a data WRITE to the addressed memory location. In the DIRECT mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is written. Alternately $\overline{CWEA}$ or $\overline{CWEB}$ can be tied LOW externally, allowing the other signal to control the write function.
11, 12, 13, 14, 16 17, 18, 19, 35, 36, 37 38, 40, 41, 42, 43	DQ1-DQ16	Input/ Output	SRAM Data I/O: lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
1, 21, 22, 32, 33,	Vcc	Supply	Power Supply: +5V ±5%
9, 10, 15, 26, 27, 39, 44	Vss	Supply	Ground: GND

**CACHE DATA/LATCHED SRAM**

**TRUTH TABLE**

DUAL 4K x 16 (MODE PIN = HIGH)

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
Outputs High-Z	X	X	X	L	L	X	X
READ DQ1-DQ8 bank A	L	L	H	L	H	H	H
READ DQ1-DQ8 bank B	L	L	H	H	L	H	H
READ DQ9-DQ16 bank A	L	H	L	L	H	H	H
READ DQ9-DQ16 bank B	L	H	L	H	L	H	H
READ DQ1-DQ16 bank A	L	L	L	L	H	H	H
READ DQ1-DQ16 bank B	L	L	L	H	L	H	H
WRITE DQ1-DQ8 bank A	L	L	H	X	X	L	H
WRITE DQ1-DQ8 bank B	L	L	H	X	X	H	L
WRITE DQ9-DQ16 bank A	L	H	L	X	X	L	H
WRITE DQ9-DQ16 bank B	L	H	L	X	X	H	L
WRITE DQ1-DQ16 bank A	L	L	L	X	X	L	H
WRITE DQ1-DQ16 bank B	L	L	L	X	X	H	L
WRITE DQ1-DQ8 banks A & B	L	L	H	X	X	L	L
WRITE DQ9-DQ16 banks A & B	L	H	L	X	X	L	L
WRITE DQ1-DQ16 banks A & B	L	L	L	X	X	L	L

**NOTE:**  $\overline{CE}$ , when taken inactive while  $\overline{CWEA}$  or  $\overline{CWEB}$  remain active, allows a chip-enable-controlled WRITE to be performed.

**CACHE DATA/LATCHED SRAM**

**TRUTH TABLE**

8K x 16 (MODE PIN = LOW)

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
READ DQ1-DQ8	L	L	H	L	L	H	H
READ DQ9-DQ16	L	H	L	L	L	H	H
READ DQ1-DQ16	L	L	L	L	L	H	H
WRITE DQ1-DQ8	L	L	H	X	X	L	L
WRITE DQ9-DQ16	L	H	L	X	X	L	L
WRITE DQ1-DQ16	L	L	L	X	X	L	L

- NOTE:**
1.  $\overline{CE}$ , when taken inactive while  $\overline{CWEA}$  and  $\overline{CWEB}$  remain active, allows a chip-enable-controlled WRITE to be performed.
  2.  $\overline{COEA}$  and  $\overline{COEB}$  must both be LOW to enable outputs. However, one signal can be tied LOW externally, allowing the other signal to control the outputs. Similarly  $\overline{CWEA}$  and  $\overline{CWEB}$  must both be LOW to enable a WRITE cycle. Either  $\overline{CWEA}$  or  $\overline{CWEB}$  can be tied LOW externally, allowing the other signal to control the WRITE function.

**CACHE DATA/LATCHED SRAM**

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....	-1.0V to +7.0V
Storage Temperature .....	-55°C to +150°C
Power Dissipation (PLCC) .....	1.2W
Power Dissipation (PQFP) .....	1.2W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±5%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		Vcc	4.75	5.25	V	
Input High Voltage		V <sub>IH</sub>	2.2	Vcc +0.3	V	1
Input Low Voltage		V <sub>IL</sub>	-0.3	0.8	V	1, 2
Input Leakage Current	V <sub>IN</sub> = GND to Vcc	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	V <sub>I/O</sub> = GND to Vcc Output(s) Disabled	I <sub>LO</sub>	-5	5	μA	
Output Low Voltage	I <sub>OL</sub> = 4.0mA	V <sub>OL</sub>		0.4	V	1
Output High Voltage	I <sub>OH</sub> = -1.0mA	V <sub>OH</sub>	2.4		V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% Duty Cycle V <sub>IN</sub> = GND to Vcc	I <sub>CC1</sub>	120	220	mA	
Power Supply Current: Average Operating Current	50% Duty Cycle V <sub>IN</sub> = GND to Vcc	I <sub>CC2</sub>	65	120	mA	
Power Supply Current: CMOS Standby	$\overline{CS0} = \overline{CS1} \geq Vcc - 0.2V$ Vcc = MAX V <sub>IL</sub> ≤ Vss + 0.2V V <sub>IH</sub> ≥ Vcc - 0.2V	I <sub>SB</sub>	20	20	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz Vcc = 5V	C <sub>IN</sub>	6	pF	3
Output Capacitance		C <sub>I/O</sub>	6	pF	3

**PQFP THERMAL CONSIDERATIONS**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Thermal resistance – Junction to Ambient	Still Air	θ <sub>JA</sub>	100	°C/W	
Thermal resistance – Junction to Case		θ <sub>JC</sub>	45	°C/W	
Maximum Case Temperature		TC	110	°C	

**CACHE DATA/LATCHED SRAM**

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ +70°C; V<sub>CC</sub> = 5V ±5%)

DESCRIPTION	SYM	-20		-25		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>									
READ cycle time	t <sup>RC</sup>	20		25		35		ns	4, 5
Address access time (A0-A11)	t <sup>AA</sup>		20		25		35	ns	
A12 address access time	t <sup>A12A</sup>		15		17		25	ns	
Chip Enable access time	t <sup>ACE</sup>		20		20		25	ns	
Chip Select access time	t <sup>ACS</sup>		20		25		35	ns	
Output Enable access time	t <sup>AOE</sup>		8		10		13	ns	
Output hold from address change	t <sup>OH</sup>	3		3		3		ns	
Chip Select to output Low-Z	t <sup>LZCS</sup>	3		3		3		ns	
Output Enable to output Low-Z	t <sup>LZOE</sup>	2		2		2		ns	
Chip deselect to output High-Z	t <sup>HZCS</sup>		15		15		25	ns	6
Output disable to output High-Z	t <sup>HZOE</sup>		10		10		14	ns	6
Address Latch Enable pulse width	t <sup>CALEN</sup>	8		8		10		ns	
Address setup to latch LOW	t <sup>ASL</sup>	4		4		6		ns	
Address hold from latch LOW	t <sup>AHL</sup>	5		5		5		ns	
<b>WRITE Cycle</b>									
WRITE cycle time	t <sup>WC</sup>	20		25		35		ns	
Address valid to end of write	t <sup>AW</sup>	15		18		25		ns	
A12 address valid to end of write	t <sup>A12W</sup>	15		18		25		ns	
Chip Select to end of write	t <sup>CW</sup>	15		18		25		ns	
Data valid to end of write	t <sup>DW</sup>	10		10		10		ns	
Data hold from end of write	t <sup>DH</sup>	0		0		0		ns	
Write Enable output in High-Z	t <sup>HZWE</sup>		12		15		15	ns	6
Write disable to output in Low-Z	t <sup>LZWE</sup>	3		3		3		ns	
WRITE pulse width	t <sup>WP</sup>	15		18		25		ns	
CE pulse width (during Chip Enable controlled write)	t <sup>CP</sup>	15		18		25		ns	
Address setup time	t <sup>AS</sup>	0		0		0		ns	
WRITE recovery time	t <sup>WR</sup>	0		0		0		ns	
Address Latch Enable pulse width	t <sup>CALEN</sup>	8		8		10		ns	
Address setup to latch LOW	t <sup>ASL</sup>	4		4		6		ns	
Address hold from latch LOW	t <sup>AHL</sup>	5		5		5		ns	

**CACHE DATA/LATCHED SRAM**

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	3ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


**NOTES**

1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3V for pulse width < 20ns.
3. This parameter is sampled.
4. CWE is HIGH for a READ cycle.

5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
6. t<sup>HZCS</sup>, t<sup>HZOE</sup>, and t<sup>HZWE</sup> are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.




**READ CYCLE NO. 3**  
 $CWEA = CWEB = V_{IH}$




**CACHE DATA/LATCHED SRAM**

**WRITE CYCLE NO. 1**  
(Write Enable Controlled)



**WRITE CYCLE NO. 2**  
(Chip Select Controlled)



 DON'T CARE  
 UNDEFINED

**CACHE DATA/LATCHED SRAM**

**CACHE DATA/LATCHED SRAM**

# CACHE DATA SRAM

## DUAL 4K x 16 SRAM, SINGLE 8K x 16 SRAM CONFIGURABLE CACHE DATA SRAM

### FEATURES

- Operates as two 4K x 16 SRAMs with common addresses and data; also configurable as a single 8K x 16 SRAM
- Built-in input address latches (A0-A12)
- Separate upper and lower Byte Select
- Fast access times: 20, 25 and 35ns allow operation with 40, 33 and 25 MHz microprocessor systems
- Fast Output Enable: 8ns
- Directly interfaces with the Intel 82385 cache controller as well as other 80386 and 80486 cache memory controllers

### OPTIONS

- Timing
  - 20ns access (40 MHz)
  - 25ns access (33 MHz)
  - 35ns access (25 MHz)

### MARKING

- Packages
  - 52-pin PLCC
  - 52-pin PQFP

-20  
-25  
-35

EJ  
LJ

### GENERAL DESCRIPTION

The MT56C3816 is one of a family of fast SRAM cache memories. It employs a high-speed, low-power design using a four-transistor memory cell. It is fabricated using double-layer polysilicon, double-layer metal CMOS technology.


The MT56C3816 is a highly integrated cache data memory building block. It easily interfaces with cache controllers for the Intel 80386 in either the DIRECT MAPPED or TWO-WAY SET ASSOCIATIVE MODE. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K-word by 16-bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K-word by 16-bit SRAM.

Input addresses are latched in the on-chip register on the negative edge of the CALEN signal. This register is functionally equivalent to a 74LS373.

The memory functions are controlled by the chip select ( $\overline{CE}$ ,  $\overline{CS0}$  and  $\overline{CS1}$ ), output enable ( $\overline{COEA}$  and  $\overline{COEB}$ ) and write enable ( $\overline{CWEA}$  and  $\overline{CWEB}$ ) signals.

### PIN ASSIGNMENT (Top View)

52-Pin PLCC (D-3)  
52-Pin PQFP (D-4)



In either the DIRECT MAPPED (direct) or TWO-WAY SET ASSOCIATIVE (dual) operational modes,  $\overline{CE}$  is a global chip enable, while  $\overline{CS0}$  and  $\overline{CS1}$  control lower and upper byte selection for READ and WRITE operations.


Outputs are enabled on a HIGH to LOW transition of  $\overline{COEA}$  or  $\overline{COEB}$ . In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode,  $\overline{COEA}$  and  $\overline{COEB}$  should be connected together externally and used as a single output enable. Alternately,  $\overline{COEA}$  or  $\overline{COEB}$  can be tied LOW externally, allowing the other signal to control the outputs.

Write enable is activated on a HIGH to LOW transition of  $\overline{CWEA}$  or  $\overline{CWEB}$ . In the dual mode, data may be written to bank "A" or bank "B". In the direct mode,  $\overline{CWEA}$  and  $\overline{CWEB}$  should be connected together externally and used as a single write enable. Alternately,  $\overline{CWEA}$  or  $\overline{CWEB}$  can be tied LOW externally, allowing the other signal to control the write function.

The MT56C3816 operates from a +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**


**DUAL 4K x 16**  
(TWO-WAY SET ASSOCIATIVE)



**CACHE DATA/LATCHED SRAM**

**FUNCTIONAL BLOCK DIAGRAM**

**8K x 16**  
(DIRECT MAP)



**CACHE DATA/LATCHED SRAM**

## PIN DESCRIPTIONS

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0-A11	Input	Address Inputs: These inputs are clocked by CALEN and stored in a latch.
46	A12	Input	Address Input: This input is the high order address bit in the direct 8K x 16 configuration. It is not used in the dual 4K x 16 configuration. This input is latched by the negative edge of CALEN.
52	CALEN	Input	Address Latch Enable: When CALEN is HIGH, the latch is transparent. The negative edge latches the current address inputs (A0-A12).
31	MODE	Input	Mode Select: This controls the device configuration. When this pin is tied HIGH, the device is in the dual 4K x 16 configuration. When the pin is tied LOW, the device is configured as an 8K x 16 SRAM.
23, 30	$\overline{CS0}$ , $\overline{CS1}$	Input	Chip Selects: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When $\overline{CS0}$ is LOW, DQ1-DQ8 are enabled. When $\overline{CS1}$ is LOW, DQ9-DQ16 are enabled.
45	$\overline{CE}$	Input	Chip Enable: When $\overline{CE}$ is LOW, the device is enabled. It is a global control signal that activates both bank A and bank B for READ or WRITE operations.
28, 29	$\overline{COEA}$ , $\overline{COEB}$	Input	Output Enable: In the dual configuration, the signal that is LOW enables bank A or B. Simultaneous LOW assertion will deselect both banks. In the DIRECT mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is enabled. Alternately, $\overline{COEA}$ or $\overline{COEB}$ can be tied LOW externally, allowing the other signal to control the outputs.
25, 24	$\overline{CWEA}$ , $\overline{CWEB}$	Input	WRITE ENABLE: In the dual configuration, the signal that is LOW enables a data write to the addressed memory location. In the DIRECT mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is written. Alternately, $\overline{CWEA}$ or $\overline{CWEB}$ can be tied LOW externally, allowing the other signal to control the write function.
11, 12, 13, 14, 16 17, 18, 19, 35, 36, 37 38, 40, 41, 42, 43	DQ1-DQ16	Input/ Output	SRAM Data I/O: lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
1, 21, 22, 32, 33,	Vcc	Supply	Power Supply: +5V $\pm$ 5%
9, 10, 15, 26, 27, 39, 44	Vss	Supply	Ground: GND

CACHE DATA/LATCHED SRAM

**TRUTH TABLE**  
 DUAL 4K x 16 (MODE PIN = HIGH)

OPERATION	$\overline{CE}$	$\overline{CS0}$	$\overline{CS1}$	$\overline{COEA}$	$\overline{COEB}$	$\overline{CWEA}$	$\overline{CWEB}$
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
Outputs High-Z	X	X	X	L	L	X	X
READ DQ1-DQ8 bank A	L	L	H	L	H	H	H
READ DQ1-DQ8 bank B	L	L	H	H	L	H	H
READ DQ9-DQ16 bank A	L	H	L	L	H	H	H
READ DQ9-DQ16 bank B	L	H	L	H	L	H	H
READ DQ1-DQ16 bank A	L	L	L	L	H	H	H
READ DQ1-DQ16 bank B	L	L	L	H	L	H	H
WRITE DQ1-DQ8 bank A	L	L	H	X	X	L	H
WRITE DQ1-DQ8 bank B	L	L	H	X	X	H	L
WRITE DQ9-DQ16 bank A	L	H	L	X	X	L	H
WRITE DQ9-DQ16 bank B	L	H	L	X	X	H	L
WRITE DQ1-DQ16 bank A	L	L	L	X	X	L	H
WRITE DQ1-DQ16 bank B	L	L	L	X	X	H	L
WRITE DQ1-DQ8 banks A & B	L	L	H	X	X	L	L
WRITE DQ9-DQ16 banks A & B	L	H	L	X	X	L	L
WRITE DQ1-DQ16 banks A & B	L	L	L	X	X	L	L

**NOTE:**  $\overline{CE}$ , when taken inactive while  $\overline{CWEA}$  or  $\overline{CWEB}$  remain active, allows a chip-enable-controlled WRITE to be performed.


**CACHE DATA/LATCHED SRAM**

**TRUTH TABLE**

8K x 16 (MODE PIN = LOW)

OPERATION	$\overline{CE}$	$\overline{CS0}$	$\overline{CS1}$	$\overline{COEA}$	$\overline{COEB}$	$\overline{CWEA}$	$\overline{CWEB}$
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
READ DQ1-DQ8	L	L	H	L	L	H	H
READ DQ9-DQ16	L	H	L	L	L	H	H
READ DQ1-DQ16	L	L	L	L	L	H	H
WRITE DQ1-DQ8	L	L	H	X	X	L	L
WRITE DQ9-DQ16	L	H	L	X	X	L	L
WRITE DQ1-DQ16	L	L	L	X	X	L	L

- NOTE:**
1.  $\overline{CE}$ , when taken inactive while  $\overline{CWEA}$  and  $\overline{CWEB}$  remain active, allows a chip-enable-controlled WRITE to be performed.
  2.  $\overline{COEA}$  and  $\overline{COEB}$  must both be LOW to enable outputs. However, one signal can be tied LOW externally, allowing the other signal to control the outputs. Similarly  $\overline{CWEA}$  and  $\overline{CWEB}$  must both be LOW to enable a WRITE cycle. Either  $\overline{CWEA}$  or  $\overline{CWEB}$  can be tied LOW externally, allowing the other signal to control the WRITE function.

CACHE DATA/LATCHED SRAM

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....	-1.0V to +7.0V
Storage Temperature .....	-55°C to +150°C
Power Dissipation (PLCC) .....	1.2W
Power Dissipation (PQFP) .....	1.2W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>cc</sub> = 5V ±5%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		V <sub>cc</sub>	4.75	5.25	V	
Input High Voltage		V <sub>IH</sub>	2.2	V <sub>cc</sub> +0.3	V	1
Input Low Voltage		V <sub>IL</sub>	-0.3	0.8	V	1, 2
Input Leakage Current	V <sub>IN</sub> = GND to V <sub>cc</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	V <sub>I/O</sub> = GND to V <sub>cc</sub> Output(s) Disabled	I <sub>LO</sub>	-5	5	μA	
Output Low Voltage	I <sub>OL</sub> = 4.0mA	V <sub>OL</sub>		0.4	V	1
Output High Voltage	I <sub>OH</sub> = -1.0mA	V <sub>OH</sub>	2.4		V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% Duty cycle V <sub>IN</sub> = GND to V <sub>cc</sub>	I <sub>cc1</sub>	120	220	mA	
Power Supply Current: Average Operating Current	50% Duty cycle V <sub>IN</sub> = GND to V <sub>cc</sub>	I <sub>cc2</sub>	65	120	mA	
Power Supply Current: CMOS Standby	C <sub>S0</sub> = C <sub>S1</sub> ≥ V <sub>cc</sub> -0.2V V <sub>cc</sub> = MAX V <sub>IL</sub> ≤ V <sub>ss</sub> +0.2V V <sub>IH</sub> ≥ V <sub>cc</sub> -0.2V	I <sub>SB</sub>	20	20	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>cc</sub> = 5V	C <sub>IN</sub>	6	pF	3
Output Capacitance		C <sub>I/O</sub>	6	pF	3

**PQFP THERMAL CONSIDERATIONS**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Thermal resistance – Junction to Ambient	Still Air	θ <sub>JA</sub>	100	°C/W	
Thermal resistance – Junction to Case		θ <sub>JC</sub>	45	°C/W	
Maximum Case Temperature		T <sub>C</sub>	110	°C	

CACHE DATA/LATCHED SRAM



**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ +70°C; V<sub>CC</sub> = 5V ±5%)

CACHE DATA/LATCHED SRAM

DESCRIPTION	SYM	-20		-25		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>									
READ cycle time	t <sup>RC</sup>	20		25		35		ns	4, 5
Address access time (A0-A12)	t <sup>AA</sup>		20		25		35	ns	
Chip Enable access time	t <sup>ACE</sup>		20		20		25	ns	
Chip Select access time	t <sup>ACS</sup>		20		25		35	ns	
Output Enable access time	t <sup>AOE</sup>		8		10		13	ns	
Output hold from address change	t <sup>OH</sup>	3		3		3		ns	
Chip Select to output Low-Z	t <sup>LZCS</sup>	3		3		3		ns	
Output Enable to output Low-Z	t <sup>LZOE</sup>	2		2		2		ns	
Chip deselect to output High-Z	t <sup>HZCS</sup>		15		15		25	ns	6
Output disable to output High-Z	t <sup>HZOE</sup>		10		10		14	ns	6
Address Latch Enable pulse width	t <sup>CALEN</sup>	8		8		10		ns	
Address setup to latch LOW	t <sup>ASL</sup>	4		4		6		ns	
Address hold from latch LOW	t <sup>AHL</sup>	5		5		5		ns	
<b>WRITE Cycle</b>									
WRITE cycle time	t <sup>WC</sup>	20		25		35		ns	
Address valid to end of write	t <sup>AW</sup>	15		18		25		ns	
Chip Select to end of write	t <sup>CW</sup>	15		18		25		ns	
Data valid to end of write	t <sup>DW</sup>	10		10		10		ns	
Data hold from end of write	t <sup>DH</sup>	0		0		0		ns	
Write Enable output in High-Z	t <sup>HZWE</sup>		12		15		15	ns	6
Write disable to output in Low-Z	t <sup>LZWE</sup>	3		3		3		ns	
WRITE pulse width	t <sup>WP</sup>	15		18		25		ns	
CE pulse width (during Chip Enable controlled write)	t <sup>CP</sup>	15		18		25		ns	
Address setup time	t <sup>AS</sup>	0		0		0		ns	
WRITE recovery time	t <sup>WR</sup>	0		0		0		ns	
Address Latch Enable pulse width	t <sup>CALEN</sup>	8		8		10		ns	
Address setup to latch LOW	t <sup>ASL</sup>	4		4		6		ns	
Address hold from latch LOW	t <sup>AHL</sup>	5		5		5		ns	

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	3ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**


1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3V for pulse width < 20ns.
3. This parameter is sampled.
4.  $\overline{CWE}$  is HIGH for a READ cycle.

5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
6. t<sup>HZCS</sup>, t<sup>HZOE</sup>, and t<sup>HZWE</sup> are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.

**READ CYCLE NO. 1**

(Address Controlled)


$\overline{CWEA} = \overline{CWEB} = V_{IH}$ ;  $\overline{COEA}$  and/or  $\overline{COEB} = V_{IL}$



**READ CYCLE NO. 2**

(CALEN Controlled)


$\overline{CWEA} = \overline{CWEB} = V_{IH}$ ;  $\overline{COEA}$  and/or  $\overline{COEB} = V_{IL}$



 DON'T CARE  
 UNDEFINED


**READ CYCLE NO. 3**

$\overline{CWEA} = \overline{CWEB} = V_{IH}$




**CACHE DATA/LATCHED SRAM**

**WRITE CYCLE NO. 1**  
(Write Enable Controlled)



**WRITE CYCLE NO. 2**  
(Chip Select Controlled)



 DON'T CARE  
 UNDEFINED

CACHE DATA/LATCHED SRAM

**CACHE DATA/LATCHED SRAM**

# LATCHED SRAM

# 16K x 16 SRAM

WITH ADDRESS/  
DATA INPUT LATCHES

## FEATURES

- Fast access times: 15, 17, 20 and 25ns
- Fast Output Enable: 6, 8 and 10ns
- Single +5V ±10% power supply
- Separate, electrically isolated output buffer power supply and ground (VccQ, VssQ)
- Optional +3.3V ±10% output buffer operation
- Separate data input latch
- Common data inputs and data outputs
- BYTE WRITE capability via dual write strobes
- Address and Chip Enable input latches

## OPTIONS

- Timing
  - 15ns access
  - 17ns access
  - 20ns access
  - 25ns access
- Packages
  - 52-pin PLCC
  - 52-pin PQFP
- Density
  - 16K x 16

## MARKING


- 15
- 17
- 20
- 25

- EJ
- LG

MT5C2516

## PIN ASSIGNMENT (Top View)

52-Pin PLCC (D-3)  
52-Pin PQFP (D-5)



**CACHE DATA/LATCHED SRAM**

## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

The MT5C2516 SRAM integrates a 16K x 16 SRAM core with advanced peripheral circuitry consisting of address and data input latches, latched active HIGH and active LOW chip enables, separate upper and lower byte write strobes and a fast output enable. The device is ideally suited for "pipelined" systems and systems that benefit from a wide data bus.

Address and chip enable latches are provided. When address latch enable (ALE) is HIGH, the address and chip enable latches are transparent, allowing the input to flow through the latch. If ALE is LOW, the address and chip enable latch inputs are disabled. This input latch simplifies


READ and WRITE cycles by guaranteeing address hold time in a simple fashion.

Dual write strobes ( $\overline{BWL}$  and  $\overline{BWH}$ ) allow individual bytes to be written.  $\overline{BWL}$  controls DQ1-DQ8 the lower bits. While  $\overline{BWH}$  controls DQ9-DQ16 the upper bits.

A data input latch is provided. When data latch enable (DLE) is HIGH, the data latches are in the transparent mode and input data flows through the latch. When DLE is LOW, data present on the inputs are held in the latch until DLE returns HIGH. The data input latch simplifies WRITE cycles by guaranteeing data hold times.

The MT5C2516 operates from a +5V power supply. Separate and electrically isolated output buffer power (VccQ) and ground (VssQ) pins are provided to allow either +3.3V or +5V TTL operation of the output drivers.

**FUNCTIONAL BLOCK DIAGRAM**



**CACHE DATA/LATCHED SRAM**

## PIN DESCRIPTIONS

PLCC and PQFP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
33, 32, 31, 30, 29, 26, 25, 24, 23, 22, 7, 6, 49, 48	A0-A13	Input	Address Inputs: These inputs are either latched or unlatched depending on the state of ALE.
52	$\overline{WE}$	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. $\overline{WE}$ is LOW for a WRITE cycle and HIGH for a READ cycle.
51	ALE	Input	Address Latch Enable: This signal latches the address, CE, and $\overline{CE}$ inputs on its falling edge. When ALE is HIGH, the latch is transparent.
3, 4	$\overline{BWL}$ , $\overline{BWH}$	Input	Byte Write Enables: These active LOW inputs allow individual bytes to be written. When $\overline{BWL}$ is LOW, data is written to the lower byte, D1-D8. When $\overline{BWH}$ is LOW, data is written to the upper byte, D9-D16. When both $\overline{BWH}$ and $\overline{BWL}$ are HIGH and meet the required setup time to the falling edge of $\overline{WE}$ , then the WRITE cycle is aborted.
5, 47	$\overline{CE}$ , CE	Input	Chip Enables: These signals are used to enable the device. Both active HIGH (CE) and active LOW ( $\overline{CE}$ ) enables are supplied to provide on-chip address decoding when multiple devices are used, as in a dual bank configuration.
50	$\overline{OE}$	Input	Output Enable: This active LOW input enables the output drivers.
21	DLE	Input	Data Latch Enable: When DLE is HIGH, the data latch is transparent. Input data is latched into the on-chip data latch on the falling edge of DLE.
20, 46	NC	Input/ Output	Parity Data I/O: These signals are no connects (NC). No connects are not internally bonded.
34, 35, 38, 39, 40, 41, 44, 45, 8, 9, 12 13, 14, 15, 18, 19	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; Upper byte is DQ9-DQ16. When data is latched, DQ1-DQ16 must meet the required setup and hold times around DLE.
2, 28	Vcc	Supply	Power Supply: +5V $\pm$ 10%
10, 17, 36, 43	VccQ	Supply	Isolated Output Buffer Supply: +5V $\pm$ 10% or 3.3V $\pm$ 10%
11, 16, 37, 42	VssQ	Supply	Isolated Output Buffer Ground: GND
1, 27	Vss	Supply	Ground: GND



## TRUTH TABLE

OPERATION	CE	$\overline{CE}$	WE	BWL	BWH	ALE	DLE	$\overline{OE}$	DQ
Deselected cycle	L	X	X	X	X	X	X	X	High-Z
Deselected	X	H	X	X	X	X	X	X	High-Z
READ	H	L	H	X	X	H	X	H	High-Z
READ	H	L	H	X	X	H	X	L	Q1-Q16
LATCHED READ	H	L	H	X	X	L	X	L	Q1-Q16
WORD WRITE DQ1-DQ16 transparent data-in	H	L	L	L	L	H	H	X	D1-D16
LATCHED WORD WRITE DQ1-DQ16 transparent data-in	H	L	L	L	L	L	H	X	D1-D16
WORD WRITE DQ1-DQ16 latched data-in	H	L	L	L	L	H	L	X	D1-D16
LATCHED WORD WRITE DQ1-DQ16 latched data-in	H	L	L	L	L	L	L	X	D1-D16
ABORTED WRITE	H	L	L	H	H	X	X	X	High-Z
BYTE WRITE DQ1-DQ8 transparent data-in	H	L	L	L	H	H	H	X	D1-D8
LATCHED BYTE WRITE DQ1-DQ8 transparent data-in	H	L	L	L	H	L	H	X	D1-D8
BYTE WRITE DQ9-DQ16 transparent data-in	H	L	L	H	L	H	H	X	D9-D16
LATCHED BYTE WRITE DQ9-DQ16 transparent data-in	H	L	L	H	L	L	H	X	D9-D16
BYTE WRITE DQ1-DQ8 latched data-in	H	L	L	L	H	H	L	X	D1-D8
LATCHED BYTE WRITE DQ1-DQ8 latched data-in	H	L	L	L	H	L	L	X	D1-D8
BYTE WRITE DQ9-DQ16 latched data-in	H	L	L	H	L	H	L	X	D9-D16
LATCHED BYTE WRITE DQ9-DQ16 latched data-in	H	L	L	H	L	L	L	X	D9-D16

- NOTE:**
1. Latched inputs (Addresses, CE and  $\overline{CE}$ ) must satisfy the specified setup and hold times around the falling edge of ALE. Data-in must satisfy the specified setup and hold times for DLE.
  2. A transparent WRITE cycle is defined by DLE HIGH during the 'DLW' time.
  3. A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and data satisfying the specified setup and hold times for DLE.
  4. This device contains circuitry that will ensure the outputs will be in High-Z during power up.

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc/VccQ Supply Relative to Vss/VssQ ..... -1.0V to +7.0V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1.5W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>cc</sub> = 5V ±10%; V<sub>ss</sub> = V<sub>ssQ</sub>, unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>cc</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>cc</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>cc</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1
Supply Voltage		V <sub>cc</sub>	4.5	5.5	V	1
Output Buffer Supply Voltage	5V TTL Compatible	V <sub>ccQ</sub>	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, CE \geq V_{IH}$ V <sub>cc</sub> = MAX; Outputs Open f = MAX = 1/ t <sub>RC</sub>	I <sub>cc</sub>	150	250	mA	3
Power Supply Current: Standby	CE ≤ V <sub>IL</sub> , $\overline{CE} \geq V_{IH}$ ; V <sub>cc</sub> = MAX Outputs Open f = MAX = 1/ t <sub>RC</sub>	I <sub>SB1</sub>	50	80	mA	
	$\overline{CE} \geq V_{cc} - 0.2$ ; CE ≤ V <sub>ss</sub> + 0.2 V <sub>cc</sub> = MAX; V <sub>IL</sub> ≤ V <sub>ss</sub> + 0.2 V <sub>IH</sub> ≥ V <sub>cc</sub> - 0.2; f = 0	I <sub>SB2</sub>	5	15	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>cc</sub> = 5V	C <sub>I</sub>	5	pF	4
Input/Output Capacitance (D/Q)		C <sub>I/O</sub>	9	pF	4

**CACHE DATA/LATCHED SRAM**

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = V_{CCQ} = 5\text{V} \pm 10\%$ )

DESCRIPTION	SYM	-15		-17		-20		-25		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>ADDRESS LATCH</b>											
Latch cycle time	$t_{LC}$	15		17		20		25		ns	
Latch HIGH time	$t_{LEH}$	5		5		5		5		ns	
Address/Chip Enable setup to latch LOW	$t_{LS}$	2		2		2		2		ns	
Address/Chip Enable hold from latch LOW	$t_{LH}$	3		3		3		3		ns	
Address/Chip Enable setup to latch HIGH	$t_{LHS}$	0		0		0		0		ns	
Latch HIGH to output active (Low-Z)	$t_{LZL}$	2		2		2		2		ns	6, 7, 4
Latch HIGH to output in High-Z	$t_{HZL}$	2	7	2	7	2	7	2	10	ns	6, 7, 4
<b>READ CYCLE</b>											
READ cycle time	$t_{RC}$	15		17		20		25		ns	
Address access time	$t_{AA}$		15		17		20		25	ns	
Chip Enable access time	$t_{ACE}$		15		17		20		25	ns	
Output hold from address change	$t_{OH}$	4		4		4		4		ns	
Chip Enable to output in Low-Z	$t_{LZCE}$	2		2		2		2		ns	6, 7, 4
Chip disable to output in High-Z	$t_{HZCE}$	2	7	2	7	2	7	2	10	ns	6, 7, 4
Output Enable access time	$t_{AOE}$		6		7		8		10	ns	
Output Enable to output in Low-Z	$t_{LZOE}$	0		0		0		0		ns	6, 7, 4
Output disable to output in High-Z	$t_{HZOE}$	2	6	2	7	2	8	2	10	ns	6, 7, 4
<b>WRITE Cycle</b>											
WRITE cycle time	$t_{WC}$	15		17		20		25		ns	
Chip Enable to end of write	$t_{CW}$	13		14		15		20		ns	
Address valid to end of write	$t_{AW}$	13		14		15		20		ns	
Address setup time	$t_{AS}$	0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		ns	
WRITE pulse width	$t_{WP}$	13		14		15		20		ns	
Data setup time	$t_{DS}$	6		7		8		10		ns	
Data hold time	$t_{DH}$	0		0		0		0		ns	
Write disable to output in Low-Z	$t_{LZWE}$	5		5		5		5		ns	6, 7, 4
Write Enable to output in High-Z	$t_{HZWE}$	0	8	0	8	0	10	0	10	ns	6, 7, 4
Byte Write Enable setup time	$t_{BWS}$	6		7		8		10		ns	
Byte Write Enable hold time	$t_{BWH}$	2		2		2		2		ns	
Byte Write disable setup time	$t_{BWDS}$	0		0		0		0		ns	
Data setup to DLE LOW	$t_{DLS}$	1		1		1		1		ns	9
Data hold from DLE LOW	$t_{DLH}$	3		3		3		3		ns	9
DLE HIGH to end of write	$t_{DLW}$	6		7		8		10		ns	8
End of write to DLE HIGH	$t_{WDLH}$	0		0		0		0		ns	9
End of write to ALE HIGH	$t_{WLH}$	0		0		0		0		ns	
ALE HIGH setup time to write enable LOW	$t_{LWS}$	0		0		0		0		ns	
ALE HIGH to end of write	$t_{LW}$	13		14		15		20		ns	

CACHE DATA/LATCHED SRAM

**AC TEST CONDITIONS**

Input pulse levels .....	Vss to 3.0V
Input rise and fall times .....	3ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**


1. All voltages referenced to Vss (GND).
2. -3V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE, and <sup>t</sup>HZOE is less than <sup>t</sup>LZOE.
8. A transparent WRITE cycle is defined by DLE being HIGH during the WRITE cycle.
9. A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and data satisfying

the specified setup and hold time with respect to DLE.


10. Any combination of write enable ( $\overline{WE}$ ) and chip enable ( $\overline{CE}$ ) can initiate and terminate a WRITE cycle.
11.  $\overline{WE}$  is HIGH for READ cycle.
12. Device is continuously selected. All chip enables are held in their active state.
13. Address valid prior to or coincident with the latest occurring chip enable.
14. CE timing is the same as  $\overline{CE}$  timing. The wave form is inverted.
15. If output enable ( $\overline{OE}$ ) is inactive (HIGH) the output will be in High-Z instead of undefined.

**CACHE DATA/LATCHED SRAM**

**READ CYCLE NO. 1** 11, 12




**READ CYCLE NO. 2** 7, 11, 13, 14



 DON'T CARE  
 UNDEFINED


**CACHE DATA/LATCHED SRAM**

**READ CYCLE NO. 3**  
(ALE = DLE = HIGH) 7, 11, 14




**CACHE DATA/LATCHED SRAM**

**WRITE CYCLE NO. 1**  
Chip Enable Controlled  
(ALE = DLE = HIGH)<sup>10, 14, 15</sup>




CACHE DATA/LATCHED SRAM

**WRITE CYCLE NO. 2**  
Write Enable Initiated / Chip Enable Terminated  
(ALE = DLE = HIGH)<sup>10, 14, 15</sup>




**CACHE DATA/LATCHED SRAM**

**WRITE CYCLE NO. 3**  
(ALE = DLE = HIGH) 7, 10, 14, 15



**CACHE DATA/LATCHED SRAM**

**WRITE CYCLE NO. 4** 7, 10, 14, 15



**CACHE DATA/LATCHED SRAM**

 **CACHE DATA/LATCHED SRAM**

# CACHE DATA SRAM

# DUAL 4K x 18 SRAM, SINGLE 8K x 18 SRAM CONFIGURABLE CACHE DATA SRAM

## FEATURES

- Operates as two 4K x 18 SRAMs with common addresses and data; also configurable as a single 8K x 18 SRAM
- Built-in input address latches
- Separate upper and lower Byte Select
- Fast access times: 20ns, 25ns and 35ns allow operation with 40, 33 and 25 MHz microprocessor systems
- Fast Output Enable: 8ns
- Directly interfaces with the Intel 82385 cache controller as well as other 80386 cache memory controllers
- Parity bits provided for large cache applications such as secondary cache for the Intel 80486 microprocessors

## OPTIONS

- Timing

20ns access (40 MHz)  
25ns access (33 MHz)  
35ns access (25 MHz)

- Packages

52-pin PLCC  
52-pin PQFP

## MARKING

-20  
-25  
-35

EJ  
LG

## GENERAL DESCRIPTION

The MT56C0818 is one of a family of fast SRAM cache memories. It employs a high-speed, low-power design using a four-transistor memory cell. It is fabricated using double-layer polysilicon, double-layer metal CMOS technology.

The MT56C0818 is a highly integrated cache data memory building block. It easily interfaces with cache controllers for the Intel 80386 in either the DIRECT MAPPED or TWO-WAY SET ASSOCIATIVE mode. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K-word by 18-bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K-word by 18-bit SRAM.


Input addresses are latched in the on-chip register on the negative edge of the CALEN signal. This register is functionally equivalent to a 74LS373.

The memory functions are controlled by the chip select ( $\overline{CE}$ ,  $\overline{CS0}$  and  $\overline{CS1}$ ), output enable ( $\overline{COEA}$  and  $\overline{COEB}$ ) and write enable ( $\overline{CWEA}$  and  $\overline{CWEB}$ ) signals.

## PIN ASSIGNMENT (Top View)

52-Pin PLCC (D-3)

52-Pin PQFP (D-4)



**CACHE DATA/LATCHED SRAM**

In either the DIRECT MAPPED (direct) or TWO-WAY SET ASSOCIATIVE (dual) operational modes,  $\overline{CE}$  is a global chip enable, while  $\overline{CS0}$  and  $\overline{CS1}$  control lower and upper byte selection for READ and WRITE operations.


Outputs are enabled on a HIGH to LOW transition of  $\overline{COEA}$  or  $\overline{COEB}$ . In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode,  $\overline{COEA}$  and  $\overline{COEB}$  should be connected together externally and used as a single output enable. Alternately,  $\overline{COEA}$  or  $\overline{COEB}$  can be tied LOW externally, allowing the other signal to control the outputs.

Write enable is activated on a HIGH to LOW transition of  $\overline{CWEA}$  or  $\overline{CWEB}$ . In the dual mode, data may be written to bank "A" or bank "B". In the direct mode,  $\overline{CWEA}$  and  $\overline{CWEB}$  should be connected together externally and used as a single write enable. Alternately,  $\overline{CWEA}$  or  $\overline{CWEB}$  can be tied LOW externally, allowing the other signal to control the write function.

The MT56C0818 operates from a +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**


**DUAL 4K x 18  
(TWO-WAY SET ASSOCIATIVE)**



**CACHE DATA/LATCHED SRAM**

**FUNCTIONAL BLOCK DIAGRAM**

**8K x 18  
(DIRECT MAP)**



**CACHE DATA/LATCHED SRAM**

**PIN DESCRIPTIONS**

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0-A11	Input	Address Inputs: These inputs are clocked by CALEN and stored in a latch.
46	A12	Input	Address Input: This input is the high order address bit in the direct 8K x 18 configuration. It is not used in the dual 4K x 18 configuration.
52	CALEN	Input	Address Latch Enable: When CALEN is HIGH, the latch is transparent. The negative edge latches the current address inputs (A0-A11).
31	MODE	Input	Mode Select: This controls the device configuration. When this pin is tied HIGH, the device is in the dual 4K x 18 configuration. When the pin is tied LOW, the device is configured as an 8K x 18 SRAM.
23, 30	$\overline{CS0}$ , $\overline{CS1}$	Input	Chip Selects: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When $\overline{CS0}$ is LOW, DQ1-DQ8 and DQP1 are enabled. When $\overline{CS1}$ is LOW, DQ9-DQ16 and DQP2 are enabled.
45	$\overline{CE}$	Input	Chip Enable: When $\overline{CE}$ is LOW, the device is enabled. It is a global control signal that activates both bank A and bank B for READ or WRITE operations.
28, 29	$\overline{COEA}$ , $\overline{COEB}$	Input	Output Enable: In the dual configuration the signal that is LOW enables bank A or B. Simultaneous LOW assertion will deselect both banks. In the direct mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is enabled. Alternately, $\overline{COEA}$ or $\overline{COEB}$ can be tied LOW externally, allowing the other signal to control the outputs.
25, 24	$\overline{CWEA}$ , $\overline{CWEB}$	Input	Write Enable: In the dual configuration the signal that is LOW enables a data write to the addressed memory location. In the direct mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is written. Alternately, $\overline{CWEA}$ or $\overline{CWEB}$ can be tied LOW externally, allowing the other signal to control the write function.
11, 12, 13, 14, 16 17, 18, 19, 35, 36, 37 38, 40, 41, 42, 43	DQ1-DQ16	Input/ Output	SRAM Data I/O: lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
20, 34	DQP1 DQP2	Input/ Output	Parity Data I/O: DQP1 is the parity bit for the lower byte. DQP2 is the parity bit for the upper byte.
1, 21, 22, 32, 33,	Vcc	Supply	Power Supply: +5V ±5%
9, 10, 15, 26, 27, 39, 44	Vss	Supply	Ground: GND

**CACHE DATA/LATCHED SRAM**

**TRUTH TABLE**
**DUAL 4K x 18 (MODE PIN = HIGH)**

OPERATION	$\overline{CE}$	$\overline{CS0}$	$\overline{CS1}$	$\overline{COEA}$	$\overline{COEB}$	$\overline{CWEA}$	$\overline{CWEB}$
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
Outputs High-Z	X	X	X	L	L	X	X
READ DQ1-DQ8, DQP1 bank A	L	L	H	L	H	H	H
READ DQ1-DQ8, DQP1 bank B	L	L	H	H	L	H	H
READ DQ9-DQ16, DQP2 bank A	L	H	L	L	H	H	H
READ DQ9-DQ16, DQP2 bank B	L	H	L	H	L	H	H
READ DQ1-DQ16, DQP1, DQP2 bank A	L	L	L	L	H	H	H
READ DQ1-DQ16, DQP1, DQP2 bank B	L	L	L	H	L	H	H
WRITE DQ1-DQ8, DQP1 bank A	L	L	H	X	X	L	H
WRITE DQ1-DQ8, DQP1 bank B	L	L	H	X	X	H	L
WRITE DQ9-DQ16, DQP2 bank A	L	H	L	X	X	L	H
WRITE DQ9-DQ16, DQP2 bank B	L	H	L	X	X	H	L
WRITE DQ1-DQ16, DQP1, DQP2 bank A	L	L	L	X	X	L	H
WRITE DQ1-DQ16, DQP1, DQP2 bank B	L	L	L	X	X	H	L
WRITE DQ1-DQ8, DQP1 banks A & B	L	L	H	X	X	L	L
WRITE DQ9-DQ16, DQP2 banks A & B	L	H	L	X	X	L	L
WRITE DQ1-DQ16, DQP1, DQP2 banks A & B	L	L	L	X	X	L	L

**NOTE:**  $\overline{CE}$ , when taken inactive while  $\overline{CWEA}$  or  $\overline{CWEB}$  remain active, allows a chip-enable-controlled WRITE to be performed.

**CACHE DATA/LATCHED SRAM**

**TRUTH TABLE**

8K x 18 (MODE PIN = LOW)

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
READ DQ1-DQ8, DQP1	L	L	H	L	L	H	H
READ DQ9-DQ16, DQP2	L	H	L	L	L	H	H
READ DQ1-DQ16, DQP1, DQP2	L	L	L	L	L	H	H
WRITE DQ1-DQ8, DQP1	L	L	H	X	X	L	L
WRITE DQ9-DQ16, DQP2	L	H	L	X	X	L	L
WRITE DQ1-DQ16, DQP1, DQP2	L	L	L	X	X	L	L

- NOTE:**
1.  $\overline{CE}$ , when taken inactive while  $\overline{CWEA}$  and  $\overline{CWEB}$  remain active, allows a chip-enable-controlled WRITE to be performed.
  2.  $\overline{COEA}$  and  $\overline{COEB}$  must both be LOW to enable outputs. However, one signal can be tied LOW externally, allowing the other signal to control the outputs. Similarly  $\overline{CWEA}$  and  $\overline{CWEB}$  must both be LOW to enable a WRITE cycle. Either  $\overline{CWEA}$  or  $\overline{CWEB}$  can be tied LOW externally, allowing the other signal to control the WRITE function.

**CACHE DATA/LATCHED SRAM**

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....	-1.0V to +7.0V
Storage Temperature .....	-55°C to +150°C
Power Dissipation (PLCC) .....	1.2W
Power Dissipation (PQFP) .....	1.2W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>cc</sub> = 5V ±5%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		V <sub>cc</sub>	4.75	5.25	V	
Input High Voltage		V <sub>IH</sub>	2.2	V <sub>cc</sub> +0.3	V	1
Input Low Voltage		V <sub>IL</sub>	-0.3	0.8	V	1, 2
Input Leakage Current	V <sub>IN</sub> = GND to V <sub>cc</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	V <sub>I/O</sub> = GND to V <sub>cc</sub> Output(s) Disabled	I <sub>LO</sub>	-5	5	μA	
Output Low Voltage	I <sub>OL</sub> = 4.0mA	V <sub>OL</sub>		0.4	V	1
Output High Voltage	I <sub>OH</sub> = -1.0mA	V <sub>OH</sub>	2.4		V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% Duty cycle V <sub>IN</sub> = GND to V <sub>cc</sub>	I <sub>cc1</sub>	130	220	mA	
Power Supply Current: Average Operating Current	50% Duty cycle V <sub>IN</sub> = GND to V <sub>cc</sub>	I <sub>cc2</sub>	70	120	mA	
Power Supply Current: CMOS Standby	$\overline{CS} = \overline{CS} \geq V_{cc} - 0.2V$ V <sub>cc</sub> = MAX V <sub>IL</sub> ≤ V <sub>ss</sub> + 0.2V V <sub>IH</sub> ≥ V <sub>cc</sub> - 0.2V	I <sub>SB</sub>	20	20	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>cc</sub> = 5V	C <sub>IN</sub>	6	pF	3
Output Capacitance		C <sub>I/O</sub>	6	pF	3

**PQFP THERMAL CONSIDERATIONS**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Thermal resistance – Junction to Ambient	Still Air	θ <sub>JA</sub>	100	°C/W	
Thermal resistance – Junction to Case		θ <sub>JC</sub>	45	°C/W	
Maximum Case Temperature		T <sub>C</sub>	110	°C	

**CACHE DATA/LATCHED SRAM**

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5V ±5%)

DESCRIPTION	SYM	-20		-25		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>									
READ cycle time	<sup>t</sup> RC	20		25		35		ns	4, 5
Address access time (A0-A11)	<sup>t</sup> AA		20		25		35	ns	
A12 address access time	<sup>t</sup> A12A		15		17		25	ns	
Chip Enable access time	<sup>t</sup> ACE		20		20		25	ns	
Chip Select access time	<sup>t</sup> ACS		20		25		35	ns	
Output Enable access time	<sup>t</sup> AOE		8		10		13	ns	
Output hold from address change	<sup>t</sup> OH	3		3		3		ns	
Chip Select to output Low-Z	<sup>t</sup> LZCS	3		3		3		ns	
Output Enable to output Low-Z	<sup>t</sup> LZOE	2		2		2		ns	
Chip deselect to output High-Z	<sup>t</sup> HZCS		15		15		25	ns	6
Output disable to output High-Z	<sup>t</sup> HZOE		10		10		14	ns	6
Address Latch Enable pulse width	<sup>t</sup> CALEN	8		8		10		ns	
Address setup to latch LOW	<sup>t</sup> ASL	4		4		6		ns	
Address hold from latch LOW	<sup>t</sup> AHL	5		5		5		ns	
<b>WRITE Cycle</b>									
WRITE cycle time	<sup>t</sup> WC	20		25		35		ns	
Address valid to end of write	<sup>t</sup> AW	15		18		25		ns	
A12 address valid to end of write	<sup>t</sup> A12W	15		18		25		ns	
Chip Select to end of write	<sup>t</sup> CW	15		18		25		ns	
Data valid to end of write	<sup>t</sup> DW	10		10		10		ns	
Data hold from end of write	<sup>t</sup> DH	0		0		0		ns	
Write Enable output in High-Z	<sup>t</sup> HZWE		12		15		15	ns	6
Write disable to output in Low-Z	<sup>t</sup> LZWE	3		3		3		ns	
WRITE pulse width	<sup>t</sup> WP	15		18		25		ns	
$\overline{CE}$ pulse width (during Chip Enable controlled write)	<sup>t</sup> CP	15		18		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		ns	
WRITE recovery time	<sup>t</sup> WR	0		0		0		ns	
Address Latch Enable pulse width	<sup>t</sup> CALEN	8		8		10		ns	
Address setup to latch LOW	<sup>t</sup> ASL	4		4		6		ns	
Address hold from latch LOW	<sup>t</sup> AHL	5		5		5		ns	

**CACHE DATA/LATCHED SRAM**

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	3ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**


1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3V for pulse width < 20ns.
3. This parameter is sampled.
4.  $\overline{CWE}$  is HIGH for a READ cycle.

5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
6. <sup>t</sup>HZCS, <sup>t</sup>HZOE, and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.

**READ CYCLE NO. 1**

(Address Controlled)


$$\overline{CWEA} = \overline{CWEB} = V_{IH}; \overline{COEA} \text{ and/or } \overline{COEB} = V_{IL}$$



**READ CYCLE NO. 2**


(CALEN Controlled)

$$\overline{CWEA} = \overline{CWEB} = V_{IH}; \overline{COEA} \text{ and/or } \overline{COEB} = V_{IL}$$




 DON'T CARE  
 UNDEFINED

**READ CYCLE NO. 3**  
 $\overline{CWEA} = \overline{CWEB} = V_{IH}$




**CACHE DATA/LATCHED SRAM**

**WRITE CYCLE NO. 1**  
(Write Enable Controlled)



**WRITE CYCLE NO. 2**  
(Chip Select Controlled)



 DON'T CARE  
 UNDEFINED

**CACHE DATA/LATCHED SRAM**

**CACHE DATA/LATCHED SRAM**

# CACHE DATA SRAM

# DUAL 4K x 18 SRAM, SINGLE 8K x 18 SRAM CONFIGURABLE CACHE DATA SRAM

## FEATURES

- Automatic WRITE cycle completion
- Operates as two 4K x 18 SRAMs with common addresses and data; also configurable as a single 8K x 18 SRAM
- Automatically controlled input address latches
- Built-in input data latches
- Separate upper and lower Byte Select
- Fast access times: 24 and 28ns allow operation with 33 MHz and 25 MHz microprocessor systems
- Fast Output Enable: 8ns
- Parity bits provided for large cache applications such as secondary cache for the Intel 80486 microprocessor
- Directly compatible with the Intel 82485 cache controller

## OPTIONS

- Timing
  - 24ns access (33 MHz)
  - 28ns access (25 MHz)

## MARKING

-24  
-28

- Packages

52-pin PLCC  
52-pin PQFP

EJ  
LG

## GENERAL DESCRIPTION

The MT56C2818 is one of a family of fast SRAM cache memories. It employs a high-speed, low-power design using a four-transistor memory cell. It is fabricated using double-layer polysilicon, double-layer metal CMOS technology.

The MT56C2818 is a highly integrated cache data memory building block. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K-word by 18-bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K-word by 18-bit SRAM.


Strobe ( $\bar{S}$ ) controls the on-chip address and data latches. During READ and WRITE cycles the address latch is always transparent except for the time period  $\bar{A}LO$  following the rising edge of  $\bar{S}$ . The addresses are "locked out" during this time.

$\bar{S}$  has no effect on the data latch during a READ cycle. During a WRITE cycle, data is latched on the rising edge of  $\bar{S}$ . The rising edge of  $\bar{S}$  also initiates the completion of the WRITE cycle.

## PIN ASSIGNMENT (Top View)

52-Pin PLCC (D-3)

52-Pin PQFP (D-4)



The memory functions are controlled by the chip select ( $\bar{C}E$ ,  $\bar{C}S0$  and  $\bar{C}S1$ ), output enable ( $\bar{C}OE$  and  $\bar{C}OE$ ) and write enable ( $\bar{C}WE$  and  $\bar{C}WE$ ) signals.

In either the DIRECT MAPPED (direct) or TWO-WAY SET ASSOCIATIVE (dual) operational modes,  $\bar{C}E$  is a global chip enable, while  $\bar{C}S0$  and  $\bar{C}S1$  control lower and upper byte selection for READ and WRITE operations. Power consumption may be reduced by keeping either  $\bar{C}E$  inactive (HIGH), or  $\bar{C}S0$  and  $\bar{C}S1$  inactive (HIGH) as much as possible.

Outputs are enabled on a HIGH to LOW transition of  $\bar{C}OE$  or  $\bar{C}OE$ . In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode,  $\bar{C}OE$  and  $\bar{C}OE$  should be connected together externally and used as a single output enable. Alternately,  $\bar{C}OE$  or  $\bar{C}OE$  can be tied LOW externally, allowing the other signal to control the outputs.


Write enable is activated on a HIGH to LOW transition of  $\bar{C}WE$  or  $\bar{C}WE$ . In the dual mode, data may be written to bank "A" or bank "B". In the direct mode,  $\bar{C}WE$  and  $\bar{C}WE$  should be connected together externally and used as a single write enable. Alternately,  $\bar{C}WE$  or  $\bar{C}WE$  can be tied LOW externally, allowing the other signal to control the write function.

The MT56C2818 operates from a +5V power supply and all inputs and outputs are fully TTL compatible.

**CACHE DATA/LATCHED SRAM**

**FUNCTIONAL BLOCK DIAGRAM**


**DUAL 4K x 18  
(TWO-WAY SET ASSOCIATIVE)**



**CACHE DATA/LATCHED SRAM**

**FUNCTIONAL BLOCK DIAGRAM**  
( $\overline{COEA} = \overline{COEB}$ ;  $\overline{CWEA} = \overline{CWEB}$ )

**8K x 18**  
(DIRECT MAP)



**CACHE DATA/LATCHED SRAM**

**PIN DESCRIPTIONS**

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0-A11	Input	Address Inputs: A0-A11 are always sampled (transparent latch) except for the time <sup>1</sup> WAH and <sup>1</sup> ALO following the rising edge of $\bar{S}$ .
46	A12	Input	Address Input: This input is the high order address bit in the direct 8K x 18 configuration. It is not used in the dual 4K x 18 configuration.
52	$\bar{S}$	Input	Strobe: This signal controls the internal data and address latches. The address latch is always transparent except for the time period <sup>1</sup> ALO following the rising edge of $\bar{S}$ . The addresses are "locked out" during this time period. $\bar{S}$ does not affect the data latch during a READ cycle. During a WRITE cycle the rising edge of $\bar{S}$ latches the data. The rising edge also initiates the termination of the WRITE cycle.
31	MODE	Input	Mode Select: This controls the device configuration. When this pin is tied HIGH, the device is in the dual 4K x 18 configuration. When the pin is tied LOW, the device is configured as an 8K x 18 SRAM.
23, 30	$\bar{CS0}$ , $\bar{CS1}$	Input	Chip Selects: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When $\bar{CS0}$ is LOW, DQ1-DQ8 and DQP1 are enabled. When $\bar{CS1}$ is LOW, DQ9-DQ16 and DQP2 are enabled. Significant power savings can be achieved by keeping $\bar{CS0}$ and $\bar{CS1}$ inactive as much as possible.
45	$\bar{CE}$	Input	Chip Enable: When $\bar{CE}$ is LOW, the device is enabled. It is a global control signal that activates both bank "A" and bank "B" for READ or WRITE operations. Significant power savings can be achieved by keeping $\bar{CE}$ inactive as much as possible.
28, 29	$\bar{COEA}$ , $\bar{COEB}$	Input	Output Enable: In the dual configuration, the signal that is LOW enables bank "A" or "B". Simultaneous LOW assertion will deselect both banks. In the direct mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is enabled. Alternately, $\bar{COEA}$ or $\bar{COEB}$ can be tied LOW externally, allowing the other signal to control the outputs.
25, 24	$\bar{CWEA}$ , $\bar{CWEB}$	Input	Write Enable: In the dual configuration, the signal that is LOW enables a data write to the addressed memory location. In the direct mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is written. Alternately, $\bar{CWEA}$ or $\bar{CWEB}$ can be tied LOW externally, allowing the other signal to control the write function.
20, 34	DQP1, DQP2	Input/ Output	Parity Data I/O: DQP1 is the parity bit for the lower byte. DQP2 is the parity bit for the upper byte.
11, 12, 13, 14, 16 17, 18, 19, 35, 36, 37 38, 40, 41, 42, 43	DQ1-DQ16	Input/ Output	SRAM Data I/O: lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
1, 21, 22, 32, 33,	Vcc	Supply	Power Supply: +5V ±5%
9, 10, 15, 26, 27, 39, 44	Vss	Supply	Ground: GND

**CACHE DATA/LATCHED SRAM**

**TRUTH TABLE**
**DUAL 4K x 18 (MODE PIN = HIGH)**

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
Outputs High-Z	X	X	X	L	L	X	X
READ DQ1-DQ8, DQP1 bank A	L	L	H	L	H	H	H
READ DQ1-DQ8, DQP1 bank B	L	L	H	H	L	H	H
READ DQ9-DQ16, DQP2 bank A	L	H	L	L	H	H	H
READ DQ9-DQ16, DQP2 bank B	L	H	L	H	L	H	H
READ DQ1-DQ16, DQP1, DQP2 bank A	L	L	L	L	H	H	H
READ DQ1-DQ16, DQP1, DQP2 bank B	L	L	L	H	L	H	H
WRITE DQ1-DQ8, DQP1 bank A	L	L	H	X	X	L	H
WRITE DQ1-DQ8, DQP1 bank B	L	L	H	X	X	H	L
WRITE DQ9-DQ16, DQP2 bank A	L	H	L	X	X	L	H
WRITE DQ9-DQ16, DQP2 bank B	L	H	L	X	X	H	L
WRITE DQ1-DQ16, DQP1, DQP2 bank A	L	L	L	X	X	L	H
WRITE DQ1-DQ16, DQP1, DQP2 bank B	L	L	L	X	X	H	L
WRITE DQ1-DQ8, DQP1 banks A & B	L	L	H	X	X	L	L
WRITE DQ9-DQ16, DQP2 banks A & B	L	H	L	X	X	L	L
WRITE DQ1-DQ16, DQP1, DQP2 banks A & B	L	L	L	X	X	L	L

**TRUTH TABLE**
**8K x 18 (MODE PIN = LOW)**

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
READ DQ1-DQ8, DQP1	L	L	H	L	L	H	H
READ DQ9-DQ16, DQP2	L	H	L	L	L	H	H
READ DQ1-DQ16, DQP1, DQP2	L	L	L	L	L	H	H
WRITE DQ1-DQ8, DQP1	L	L	H	X	X	L	L
WRITE DQ9-DQ16, DQP2	L	H	L	X	X	L	L
WRITE DQ1-DQ16, DQP1, DQP2	L	L	L	X	X	L	L

**NOTE:** When mode pin is LOW,  $\overline{COEA}$  and  $\overline{COEB}$  must both be LOW to enable outputs. However, one signal can be tied LOW externally, allowing the other signal to control the outputs. Similarly  $\overline{CWEA}$  and  $\overline{CWEB}$  must both be LOW to enable a WRITE cycle. Either  $\overline{CWEA}$  or  $\overline{CWEB}$  can be tied LOW externally, allowing the other signal to control the WRITE function.

**CACHE DATA/LATCHED SRAM**

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1.0V to +7.0V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation (PLCC) ..... 1.2W  
 Power Dissipation (PQFP) ..... 1.2W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±5%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		Vcc	4.75	5.25	V	
Input High Voltage		V <sub>IH</sub>	2.2	Vcc +0.3	V	1
Input Low Voltage		V <sub>IL</sub>	-0.3	0.8	V	1, 2
Input Leakage Current	V <sub>IN</sub> = GND to Vcc	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	V <sub>I/O</sub> = GND to Vcc Output(s) Disabled	I <sub>LO</sub>	-5	5	μA	
Output Low Voltage	I <sub>OL</sub> = 4.0mA	V <sub>OL</sub>		0.4	V	1
Output High Voltage	I <sub>OH</sub> = -1.0mA	V <sub>OH</sub>	2.4		V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% Duty Cycle V <sub>IN</sub> = GND to Vcc	I <sub>CC1</sub>	145	220	mA	
Power Supply Current: Average Operating Current	50% Duty Cycle V <sub>IN</sub> = GND to Vcc	I <sub>CC2</sub>	70	120	mA	
Power Supply Current: CMOS Standby	CS1 ≥ Vcc -0.2V and CS0 ≥ Vcc -0.2V or Vcc = MAX, f = 0 V <sub>IL</sub> ≤ Vss +0.2V V <sub>IH</sub> ≥ Vcc -0.2V CE ≤ Vss +0.2V	I <sub>SB1</sub>	20	20	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz Vcc = 5V	C <sub>I</sub>	6	pF	3
Input/Output Capacitance		C <sub>I/O</sub>	6	pF	3

**PQFP THERMAL CONSIDERATIONS**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Thermal resistance – Junction to Ambient	Still Air	θ <sub>JA</sub>	100	°C/W	
Thermal resistance – Junction to Case		θ <sub>JC</sub>	45	°C/W	
Maximum Case Temperature		T <sub>C</sub>	110	°C	

CACHE DATA/LATCHED SRAM

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 8) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ )

DESCRIPTION	SYM	-24		-28		UNITS	NOTES
		MIN	MAX	MIN	MAX		
<b>READ Cycle</b>							
READ cycle time	$t_{RC}$	24		28		ns	4, 5
Address access time (A0-A11)	$t_{AA}$		24		28	ns	4, 5
A12 address access time	$t_{A12A}$		17		19	ns	
Chip Enable access time	$t_{ACE}$		23		26	ns	
Chip Select access time	$t_{ACS}$		23		26	ns	
Output Enable access time	$t_{AOE}$		8		10	ns	
Output hold from address change	$t_{OH}$	3		3		ns	
Chip Select/Chip Enable to output Low-Z	$t_{LZCS}$	3		3		ns	
Output Enable to output Low-Z	$t_{LZOE}$	2		2		ns	
Chip deselect/chip disable to output High-Z	$t_{HZCS}$		15		15	ns	6
Output disable to output High-Z	$t_{HZOE}$	2	10	2	10	ns	6
<b>WRITE Cycle</b>							
WRITE cycle time	$t_{WC}$	24		28		ns	
$\bar{S}$ strobe HIGH level width	$t_{SWH}$	11		14		ns	7
$\bar{S}$ strobe LOW level width	$t_{SWL}$	11		14		ns	7
WRITE, Chip Enable/Write Enable to $\bar{S}$ strobe setup	$t_{WSS}$	10		12		ns	7
WRITE, Chip Enable/Write Enable to $\bar{S}$ strobe hold	$t_{WSH}$	2		2		ns	7
WRITE, address setup to $\bar{S}$ strobe	$t_{WAS}$	13		16		ns	7
WRITE, address hold to $\bar{S}$ strobe	$t_{WAH}$	2		2		ns	7
Address latch closed	$t_{ALO}$		8		8	ns	7
Chip Select to $\bar{S}$ strobe setup	$t_{CSS}$	13		16		ns	7
Chip Select to $\bar{S}$ strobe hold	$t_{CSH}$	2		2		ns	7
Data to $\bar{S}$ strobe setup	$t_{DSS}$	5		5		ns	7
Data to $\bar{S}$ strobe hold	$t_{DSH}$	3		3		ns	7
Write Enable to output in High-Z	$t_{HZWE}$		15		15	ns	6
Write Enable to output in Low-Z	$t_{LZWE}$	8		8		ns	

**CACHE DATA/LATCHED SRAM**

**AC TEST CONDITIONS**

Input pulse levels .....	$V_{SS}$ to 3.0V
Input rise and fall times .....	3ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	Reference Figure 1 (see notes 6 and 8).




Fig. 1 OUTPUT LOAD EQUIVALENT





Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**


1. All voltages referenced to  $V_{SS}$  (GND).
2. -3V for pulse width < 20ns.
3. This parameter is sampled.
4.  $\overline{CWE}$  is HIGH for a READ cycle.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
6.  $t_{HZCS}$ ,  $t_{HZOE}$ , and  $t_{HZWE}$  are specified with  $C_L = 5\text{pF}$  as in Fig. 2. Transition is measured  $\pm 500\text{mV}$  from steady state voltage.
7. Self-timed WRITE parameter.
8. Output timing should be derated by 1ns for each additional 30pf of capacitive loading.

**READ CYCLE NO. 1**  
( $CWEA = CWEB = V_{IH}$ )




**CACHE DATA/LATCHED SRAM**

**READ CYCLE NO. 2**  
( $\overline{COEA}$  and/or  $\overline{COEB} = V_{IL}$ )  
( $\overline{CWEA} = \overline{CWEB} = V_{IH}$ )




**CACHE DATA/LATCHED SRAM**

**WRITE CYCLE NO. 1**  
(Write Enable/Chip Enable Controlled)



**WRITE CYCLE NO. 2**  
(Chip Select Controlled)



 DON'T CARE  
 UNDEFINED

# CACHE DATA SRAM

## DUAL 4K x 18 SRAM, SINGLE 8K x 18 SRAM CONFIGURABLE CACHE DATA SRAM

### FEATURES

- Operates as two 4K x 18 SRAMs with common addresses and data; also configurable as a single 8K x 18 SRAM
- Built-in input address latches (A0-A12)
- Separate upper and lower Byte Select
- Fast access times: 20, 25 and 35ns allow operation with 40, 33 and 25 MHz microprocessor systems
- Fast Output Enable: 8ns
- Directly interfaces with the Intel 82385 cache controller as well as other 80386 and 80486 cache memory controllers
- Parity bits provided for large cache applications such as secondary cache for the Intel 80486 microprocessors

### OPTIONS

- Timing
  - 20ns access (40 MHz)
  - 25ns access (33 MHz)
  - 35ns access (25 MHz)

### MARKING

- Packages
  - 52-pin PLCC
  - 52-pin PQFP

EJ  
LG

### GENERAL DESCRIPTION

The MT56C3818 is one of a family of fast SRAM cache memories. It employs a high-speed, low-power design using a four-transistor memory cell. It is fabricated using double-layer polysilicon, double-layer metal CMOS technology.

The MT56C3818 is a highly integrated cache data memory building block. It easily interfaces with cache controllers for the Intel 80386 in either the DIRECT MAPPED or TWO-WAY SET ASSOCIATIVE mode. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K-word by 18-bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K-word by 18-bit SRAM.


Input addresses are latched in the on-chip register on the negative edge of the CALEN signal. This register is functionally equivalent to a 74LS373.

The memory functions are controlled by the chip select ( $\overline{CE}$ ,  $\overline{CS0}$  and  $\overline{CS1}$ ), output enable ( $\overline{COEA}$  and  $\overline{COEB}$ ) and write enable ( $\overline{CWEA}$  and  $\overline{CWEB}$ ) signals.

### PIN ASSIGNMENT (Top View)

52-Pin PLCC (D-3)

52-Pin PQFP (D-4)



In either the DIRECT MAPPED (direct) or TWO-WAY SET ASSOCIATIVE (dual) operational modes,  $\overline{CE}$  is a global chip enable, while  $\overline{CS0}$  and  $\overline{CS1}$  control lower and upper byte selection for READ and WRITE operations.


Outputs are enabled on a HIGH to LOW transition of  $\overline{COEA}$  or  $\overline{COEB}$ . In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode,  $\overline{COEA}$  and  $\overline{COEB}$  should be connected together externally and used as a single output enable. Alternately,  $\overline{COEA}$  or  $\overline{COEB}$  can be tied LOW externally, allowing the other signal to control the outputs.

Write enable is activated on a HIGH to LOW transition of  $\overline{CWEA}$  or  $\overline{CWEB}$ . In the dual mode, data may be written to bank "A" or bank "B". In the direct mode,  $\overline{CWEA}$  and  $\overline{CWEB}$  should be connected together externally and used as a single write enable. Alternately,  $\overline{CWEA}$  or  $\overline{CWEB}$  can be tied LOW externally, allowing the other signal to control the write function.

The MT56C3818 operates from a +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**


**DUAL 4K x 18**  
(TWO-WAY SET ASSOCIATIVE)



**CACHE DATA/LATCHED SRAM**

**FUNCTIONAL BLOCK DIAGRAM**

**8K x 18  
(DIRECT MAP)**



**CACHE DATA/LATCHED SRAM**

## PIN DESCRIPTIONS

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0-A11	Input	Address Inputs: These inputs are clocked by CALEN and stored in a latch.
46	A12	Input	Address Input: This input is the high order address bit in the direct 8K x 18 configuration. It is not used in the dual 4K x 18 configuration. This input is latched by the negative edge of CALEN.
52	CALEN	Input	Address Latch Enable: When CALEN is HIGH, the latch is transparent. The negative edge latches the current address inputs (A0-A12).
31	MODE	Input	Mode Select: This controls the device configuration. When this pin is tied HIGH, the device is in the dual 4K x 18 configuration. When the pin is tied LOW, the device is configured as an 8K x 18 SRAM.
23, 30	$\overline{CS0}$ , $\overline{CS1}$	Input	Chip Selects: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When $\overline{CS0}$ is LOW, DQ1-DQ8 and DQP1 are enabled. When $\overline{CS1}$ is LOW, DQ9-DQ16 and DQP2 are enabled.
45	$\overline{CE}$	Input	Chip Enable: When $\overline{CE}$ is LOW, the device is enabled. It is a global control signal that activates both bank A and bank B for READ or WRITE operations.
28, 29	$\overline{COEA}$ , $\overline{COEB}$	Input	Output Enable: In the dual configuration, the signal that is LOW enables bank A or B. Simultaneous LOW assertion will deselect both banks. In the direct mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is enabled. Alternately, $\overline{COEA}$ or $\overline{COEB}$ can be tied LOW externally, allowing the other signal to control the outputs.
25, 24	$\overline{CWEA}$ , $\overline{CWEB}$	Input	Write Enable: In the dual configuration, the signal that is LOW enables a data write to the addressed memory location. In the direct mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is written. Alternately, $\overline{CWEA}$ or $\overline{CWEB}$ can be tied LOW externally, allowing the other signal to control the write function.
11, 12, 13, 14, 16 17, 18, 19, 35, 36, 37 38, 40, 41, 42, 43	DQ1-DQ16	Input/ Output	SRAM Data I/O: lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
20, 34	DQP1 DQP2	Input/ Output	Parity Data I/O: DQP1 is the parity bit for the lower byte. DQP2 is the parity bit for the upper byte.
1, 21, 22, 32, 33,	Vcc	Supply	Power Supply: +5V $\pm$ 5%
9, 10, 15, 26, 27, 39, 44	Vss	Supply	Ground: GND



## TRUTH TABLE

DUAL 4K x 18 (MODE PIN = HIGH)

OPERATION	$\overline{CE}$	$\overline{CS0}$	$\overline{CS1}$	$\overline{COEA}$	$\overline{COEB}$	$\overline{CWEA}$	$\overline{CWEB}$
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
Outputs High-Z	X	X	X	L	L	X	X
READ DQ1-DQ8, DQP1 bank A	L	L	H	L	H	H	H
READ DQ1-DQ8, DQP1 bank B	L	L	H	H	L	H	H
READ DQ9-DQ16, DQP2 bank A	L	H	L	L	H	H	H
READ DQ9-DQ16, DQP2 bank B	L	H	L	H	L	H	H
READ DQ1-DQ16, DQP1, DQP2 bank A	L	L	L	L	H	H	H
READ DQ1-DQ16, DQP1, DQP2 bank B	L	L	L	H	L	H	H
WRITE DQ1-DQ8, DQP1 bank A	L	L	H	X	X	L	H
WRITE DQ1-DQ8, DQP1 bank B	L	L	H	X	X	H	L
WRITE DQ9-DQ16, DQP2 bank A	L	H	L	X	X	L	H
WRITE DQ9-DQ16, DQP2 bank B	L	H	L	X	X	H	L
WRITE DQ1-DQ16, DQP1, DQP2 bank A	L	L	L	X	X	L	H
WRITE DQ1-DQ16, DQP1, DQP2 bank B	L	L	L	X	X	H	L
WRITE DQ1-DQ8, DQP1 banks A & B	L	L	H	X	X	L	L
WRITE DQ9-DQ16, DQP2 banks A & B	L	H	L	X	X	L	L
WRITE DQ1-DQ16, DQP1, DQP2 banks A & B	L	L	L	X	X	L	L

**NOTE:**  $\overline{CE}$ , when taken inactive while  $\overline{CWEA}$  or  $\overline{CWEB}$  remain active, allows a chip-enable-controlled WRITE to be performed.


**CACHE DATA/LATCHED SRAM**

## TRUTH TABLE

8K x 18 (MODE PIN = LOW)

OPERATION	$\overline{CE}$	$\overline{CS0}$	$\overline{CS1}$	$\overline{COEA}$	$\overline{COEB}$	$\overline{CWEA}$	$\overline{CWEB}$
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
READ DQ1-DQ8, DQP1	L	L	H	L	L	H	H
READ DQ9-DQ16, DQP2	L	H	L	L	L	H	H
READ DQ1-DQ16, DQP1, DQP2	L	L	L	L	L	H	H
WRITE DQ1-DQ8, DQP1	L	L	H	X	X	L	L
WRITE DQ9-DQ16, DQP2	L	H	L	X	X	L	L
WRITE DQ1-DQ16, DQP1, DQP2	L	L	L	X	X	L	L

- NOTE:**
1.  $\overline{CE}$ , when taken inactive while  $\overline{CWEA}$  and  $\overline{CWEB}$  remain active, allows a chip-enable-controlled WRITE to be performed.
  2.  $\overline{COEA}$  and  $\overline{COEB}$  must both be LOW to enable outputs. However, one signal can be tied LOW externally, allowing the other signal to control the outputs. Similarly  $\overline{CWEA}$  and  $\overline{CWEB}$  must both be LOW to enable a WRITE cycle. Either  $\overline{CWEA}$  or  $\overline{CWEB}$  can be tied LOW externally, allowing the other signal to control the WRITE function.

CACHE DATA/LATCHED SRAM

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....	-1.0V to +7.0V
Storage Temperature .....	-55°C to +150°C
Power Dissipation (PLCC) .....	1.2W
Power Dissipation (PQFP) .....	1.2W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±5%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		Vcc	4.75	5.25	V	
Input High Voltage		V <sub>IH</sub>	2.2	Vcc +0.3	V	1
Input Low Voltage		V <sub>IL</sub>	-0.3	0.8	V	1, 2
Input Leakage Current	V <sub>IN</sub> = GND to Vcc	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	V <sub>I/O</sub> = GND to Vcc Output(s) Disabled	I <sub>LO</sub>	-5	5	μA	
Output Low Voltage	I <sub>OL</sub> = 4.0mA	V <sub>OL</sub>		0.4	V	1
Output High Voltage	I <sub>OH</sub> = -1.0mA	V <sub>OH</sub>	2.4		V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% Duty Cycle V <sub>IN</sub> = GND to Vcc	I <sub>CC1</sub>	130	220	mA	
Power Supply Current: Average Operating Current	50% Duty Cycle V <sub>IN</sub> = GND to Vcc	I <sub>CC2</sub>	70	120	mA	
Power Supply Current: CMOS Standby	CS0 = CS1 ≥ Vcc -0.2V Vcc = MAX V <sub>IL</sub> ≤ Vss +0.2V V <sub>IH</sub> ≥ Vcc -0.2V	I <sub>SB</sub>	20	20	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz Vcc = 5V	C <sub>I</sub>	6	pF	3
Output Capacitance		C <sub>I/O</sub>	6	pF	3

**PQFP THERMAL CONSIDERATIONS**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Thermal resistance – Junction to Ambient	Still Air	θ <sub>JA</sub>	100	°C/W	
Thermal resistance – Junction to Case		θ <sub>JC</sub>	45	°C/W	
Maximum Case Temperature		T <sub>C</sub>	110	°C	

**CACHE DATA/LATCHED SRAM**



**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5V ±5%)

DESCRIPTION	SYM	-20		-25		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>									
READ cycle time	<sup>t</sup> RC	20		25		35		ns	4, 5
Address access time (A0-A12)	<sup>t</sup> AA		20		25		35	ns	
Chip Enable access time	<sup>t</sup> ACE		20		20		25	ns	
Chip Select access time	<sup>t</sup> ACS		20		25		35	ns	
Output Enable access time	<sup>t</sup> AOE		8		10		13	ns	
Output hold from address change	<sup>t</sup> OH	3		3		3		ns	
Chip Select to output Low-Z	<sup>t</sup> LZCS	3		3		3		ns	
Output Enable to output Low-Z	<sup>t</sup> LZOE	2		2		2		ns	
Chip deselect to output High-Z	<sup>t</sup> HZCS		15		15		25	ns	6
Output disable to output High-Z	<sup>t</sup> HZOE		10		10		14	ns	6
Address Latch Enable pulse width	<sup>t</sup> CALEN	8		8		10		ns	
Address setup to latch LOW	<sup>t</sup> ASL	4		4		6		ns	
Address hold from latch LOW	<sup>t</sup> AHL	5		5		5		ns	
<b>WRITE Cycle</b>									
WRITE cycle time	<sup>t</sup> WC	20		25		35		ns	
Address valid to end of write	<sup>t</sup> AW	15		18		25		ns	
Chip Select to end of write	<sup>t</sup> CW	15		18		25		ns	
Data valid to end of write	<sup>t</sup> DW	10		10		10		ns	
Data hold from end of write	<sup>t</sup> DH	0		0		0		ns	
Write Enable output in High-Z	<sup>t</sup> HZWE		12		15		15	ns	6
Write disable to output in Low-Z	<sup>t</sup> LZWE	3		3		3		ns	
WRITE pulse width	<sup>t</sup> WP	15		18		25		ns	
CE pulse width (during Chip Enable controlled write)	<sup>t</sup> CP	15		18		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		ns	
WRITE recovery time	<sup>t</sup> WR	0		0		0		ns	
Address Latch Enable pulse width	<sup>t</sup> CALEN	8		8		10		ns	
Address setup to latch LOW	<sup>t</sup> ASL	4		4		6		ns	
Address hold from latch LOW	<sup>t</sup> AHL	5		5		5		ns	

CACHE DATA/LATCHED SRAM

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>SS</sub> to 3.0V
Input rise and fall times .....	3ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**


1. All voltages referenced to V<sub>SS</sub> (GND).
2. -3V for pulse width < 20ns.
3. This parameter is sampled.
4. C<sub>WE</sub> is HIGH for a READ cycle.

5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
6. <sup>t</sup>HZCS, <sup>t</sup>HZOE, and <sup>t</sup>HZWE are specified with C<sub>L</sub> = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.

**READ CYCLE NO. 1**

(Address Controlled)


$$\overline{CWEA} = \overline{CWEB} = V_{IH}; \overline{COEA} \text{ and/or } \overline{COEB} = V_{IL}$$



**READ CYCLE NO. 2**

(CALEN Controlled)


$$\overline{CWEA} = \overline{CWEB} = V_{IH}; \overline{COEA} \text{ and/or } \overline{COEB} = V_{IL}$$



DON'T CARE


UNDEFINED

**READ CYCLE NO. 3**  
 $CWEA = CWEB = V_{IH}$




**CACHE DATA/LATCHED SRAM**

**WRITE CYCLE NO. 1**  
(Write Enable Controlled)



**WRITE CYCLE NO. 2**  
(Chip Select Controlled)



 DON'T CARE  
 UNDEFINED

**CACHE DATA/LATCHED SRAM**

**CACHE DATA/LATCHED SRAM**

# LATCHED SRAM

# 16K x 18 SRAM

WITH ADDRESS/  
DATA INPUT LATCHES

## FEATURES

- Fast access times: 15, 17, 20 and 25ns
- Fast Output Enable: 6, 8 and 10ns
- Single +5V ±10% power supply
- Separate, electrically isolated output buffer power supply and ground (VccQ, VssQ)
- Optional +3.3V ±10% output buffer operation
- Separate data input latch
- Common data inputs and data outputs
- BYTE WRITE capability via dual write strobes
- Parity bits
- Address and Chip Enable input latches

## OPTIONS

- Timing
  - 15ns access
  - 17ns access
  - 20ns access
  - 25ns access
- Packages
  - 52-pin PLCC
  - 52-pin PQFP

## MARKING

- 15
- 17
- 20
- 25

- EJ
- LG

- Density
  - 16K x 18

MT5C2818

## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

The MT5C2818 SRAM integrates a 16K x 18 SRAM core with advanced peripheral circuitry consisting of address and data input latches, latched active HIGH and active LOW chip enables, separate upper and lower byte write strobes and a fast output enable. The device is ideally suited for "pipelined" systems and systems that benefit from a wide data bus. Parity bits are provided for added data integrity.

Address and chip enable latches are provided. When address latch enable (ALE) is HIGH, the address and chip enable latches are transparent, allowing the input to flow through the latch. If ALE is LOW, the address and chip enable latch inputs are disabled. This input latch simplifies

READ and WRITE cycles by guaranteeing address hold time in a simple fashion.

Dual write strobes ( $\overline{BWL}$  and  $\overline{BWH}$ ) allow individual bytes to be written.  $\overline{BWL}$  controls DQ1-DQ8 and DQP1, the lower bits. While  $\overline{BWH}$  controls DQ9-DQ16 and DQP2, the upper bits.


A data input latch is provided. When data latch enable (DLE) is HIGH, the data latches are in the transparent mode and input data flows through the latch. When DLE is LOW, data present in the inputs are held in the latch until DLE returns HIGH. The data input latch simplifies WRITE cycles by guaranteeing data hold times.

The MT5C2818 operates from a +5V power supply. Separate and electrically isolated output buffer power (VccQ) and ground (VssQ) pins are provided to allow either +3.3V or +5V TTL operation of the output drivers.

## PIN ASSIGNMENT (Top View)


52-Pin PLCC (D-3)

52-Pin PQFP (D-5)



**CACHE DATA/LATCHED SRAM**

**FUNCTIONAL BLOCK DIAGRAM**



**CACHE DATA/LATCHED SRAM**

## PIN DESCRIPTIONS

PLCC and PQFP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
33, 32, 31, 30, 29, 26, 25, 24, 23, 22, 7, 6, 49, 48	A0-A13	Input	Address Inputs: These inputs are either latched or unlatched depending on the state of ALE.
52	$\overline{WE}$	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. $\overline{WE}$ is LOW for a WRITE cycle and HIGH for a READ cycle
51	ALE	Input	Address Latch Enable: This signal latches the address, CE, and $\overline{CE}$ inputs on its falling edge. When ALE is HIGH, the latch is transparent.
3, 4	$\overline{BWL}$ , $\overline{BWH}$	Input	Byte Write Enables: These active LOW inputs allow individual bytes to be written. When $\overline{BWL}$ is LOW, data is written to the lower byte, D1-D8, DQP1. When $\overline{BWH}$ is LOW, data is written to the upper byte, D9-D16, DQP2. When both $\overline{BWH}$ and $\overline{BWL}$ are HIGH and meet the required setup time to the falling edge of $\overline{WE}$ , then the WRITE cycle is aborted.
5, 47	$\overline{CE}$ , CE	Input	Chip Enables: These signals are used to enable the device. Both active HIGH (CE) and active LOW ( $\overline{CE}$ ) enables are supplied to provide on-chip address decoding when multiple devices are used, as in a dual bank configuration.
50	$\overline{OE}$	Input	Output Enable: This active LOW input enables the output drivers.
21	DLE	Input	Data Latch Enable: When DLE is HIGH, the data latch is transparent. Input data is latched into the on-chip data latch on the falling edge of DLE.
20, 46	DQP1 DQP2	Input/ Output	Parity Data I/O: These signals are data parity bits. The DQP1 is the parity bit for the lower byte, DQ1-DQ8. DQP2 is the parity bit for the upper byte, DQ9-DQ16.
34, 35, 38, 39, 40, 41, 44, 45, 8, 9, 12, 13, 14, 15, 18, 19	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; Upper byte is DQ9-DQ16. When data is latched, DQ1-DQ16 must meet the setup and hold times around DLE.
2, 28	Vcc	Supply	Power Supply: +5V $\pm$ 10%
10, 17, 36, 43	VccQ	Supply	Isolated Output Buffer Supply: +5V $\pm$ 10% or 3.3V $\pm$ 10%
11, 16, 37, 42	VssQ	Supply	Isolated Output Buffer Ground: GND
1, 27	Vss	Supply	Ground: GND

## TRUTH TABLE

OPERATION	CE	$\overline{CE}$	WE	$\overline{BWL}$	$\overline{BWH}$	ALE	DLE	$\overline{OE}$	DQ	DQP
Deselected cycle	L	X	X	X	X	X	X	X	High-Z	High-Z
Deselected	X	H	X	X	X	X	X	X	High-Z	High-Z
READ	H	L	H	X	X	H	X	H	High-Z	High-Z
READ	H	L	H	X	X	H	X	L	Q1-Q16	QP1, QP2
LATCHED READ	H	L	H	X	X	L	X	L	Q1-Q16	QP1, QP2
WORD WRITE DQ1-DQ16 transparent data-in	H	L	L	L	L	H	H	X	D1-D16	DP1, DP2
LATCHED WORD WRITE DQ1-DQ16 transparent data-in	H	L	L	L	L	L	H	X	D1-D16	DP1, DP2
WORD WRITE DQ1-DQ16 latched data-in	H	L	L	L	L	H	L	X	D1-D16	DP1, DP2
LATCHED WORD WRITE DQ1-DQ16 latched data-in	H	L	L	L	L	L	L	X	D1-D16	DP1, DP2
ABORTED WRITE	H	L	L	H	H	X	X	X	High-Z	High-Z
BYTE WRITE DQ1-DQ8 transparent data-in	H	L	L	L	H	H	H	X	D1-D8	DP1
LATCHED BYTE WRITE DQ1-DQ8 transparent data-in	H	L	L	L	H	L	H	X	D1-D8	DP1
BYTE WRITE DQ9-DQ16 transparent data-in	H	L	L	H	L	H	H	X	D9-D16	DP2
LATCHED BYTE WRITE DQ9-DQ16 transparent data-in	H	L	L	H	L	L	H	X	D9-D16	DP2
BYTE WRITE DQ1-DQ8 latched data-in	H	L	L	L	H	H	L	X	D1-D8	DP1
LATCHED BYTE WRITE DQ1-DQ8 latched data-in	H	L	L	L	H	L	L	X	D1-D8	DP1
BYTE WRITE DQ9-DQ16 latched data-in	H	L	L	H	L	H	L	X	D9-D16	DP2
LATCHED BYTE WRITE DQ9-DQ16 latched data-in	H	L	L	H	L	L	L	X	D9-D16	DP2

- NOTE:**
1. Latched inputs (Addresses, CE and  $\overline{CE}$ ) must satisfy the specified setup and hold times around the falling edge of ALE. Data-in must satisfy the specified setup and hold times for DLE.
  2. A transparent WRITE cycle is defined by DLE HIGH during the <sup>1</sup>DLW time.
  3. A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and data satisfying the specified setup and hold times for DLE.
  4. This device contains circuitry that will ensure the outputs will be in High-Z during power up.

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc/Vccq Supply Relative to Vss/Vssq ..... -1.0V to +7.0V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1.5W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%; Vss = Vssq, unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1
Supply Voltage		V <sub>CC</sub>	4.5	5.5	V	1
Output Buffer Supply Voltage	5V TTL Compatible	V <sub>CCQ</sub>	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, CE \geq V_{IH}; V_{CC} = \text{MAX}$ Outputs Open $f = \text{MAX} = 1/{}^t\text{RC}$	I <sub>CC</sub>	150	250	mA	3
Power Supply Current: Standby	$\overline{CE} \leq V_{IL}, CE \geq V_{IH}; V_{CC} = \text{MAX}$ Outputs Open $f = \text{MAX} = 1/{}^t\text{RC}$	I <sub>SB1</sub>	50	80	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; CE \leq V_{SS} + 0.2V$ $V_{CC} = \text{MAX}; V_{IL} \leq V_{SS} + 0.2V$ $V_{IH} \geq V_{CC} - 0.2V; f = 0$	I <sub>SB2</sub>	5	15	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>i</sub>	5	pF	4
Input/Output Capacitance (D/Q)		C <sub>i/o</sub>	9	pF	4

**CACHE DATA/LATCHED SRAM**



**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = V<sub>CCQ</sub> = 5V ±10%)

DESCRIPTION	SYM	-15		-17		-20		-25		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>ADDRESS LATCH</b>											
Latch cycle time	t <sub>LC</sub>	15		17		20		25		ns	
Latch HIGH time	t <sub>LEH</sub>	5		5		5		5		ns	
Address/Chip Enable setup to latch LOW	t <sub>LS</sub>	2		2		2		2		ns	
Address/Chip Enable hold from latch LOW	t <sub>LH</sub>	3		3		3		3		ns	
Address/Chip Enable setup to latch HIGH	t <sub>LHS</sub>	0		0		0		0		ns	
Latch HIGH to output active (Low-Z)	t <sub>LZL</sub>	2		2		2		2		ns	6, 7, 4
Latch HIGH to output in High-Z	t <sub>HZL</sub>	2	7	2	7	2	7	2	10	ns	6, 7, 4
<b>READ CYCLE</b>											
READ cycle time	t <sub>RC</sub>	15		17		20		25		ns	
Address access time	t <sub>AA</sub>		15		17		20		25	ns	
Chip Enable access time	t <sub>ACE</sub>		15		17		20		25	ns	
Output hold from address change	t <sub>OH</sub>	4		4		4		4		ns	
Chip Enable to output in Low-Z	t <sub>LZCE</sub>	2		2		2		2		ns	6, 7, 4
Chip disable to output in High-Z	t <sub>HZCE</sub>	2	7	2	7	2	7	2	10	ns	6, 7, 4
Output Enable access time	t <sub>AOE</sub>		6		7		8		10	ns	
Output Enable to output in Low-Z	t <sub>LZOE</sub>	0		0		0		0		ns	6, 7, 4
Output disable to output in High-Z	t <sub>HZOE</sub>	2	6	2	7	2	8	2	10	ns	6, 7, 4
<b>WRITE Cycle</b>											
WRITE cycle time	t <sub>WC</sub>	15		17		20		25		ns	
Chip Enable to end of write	t <sub>CW</sub>	13		14		15		20		ns	
Address valid to end of write	t <sub>AW</sub>	13		14		15		20		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		ns	
Address hold from end of write	t <sub>AH</sub>	0		0		0		0		ns	
WRITE pulse width	t <sub>WP</sub>	13		14		15		20		ns	
Data setup time	t <sub>DS</sub>	6		7		8		10		ns	
Data hold time	t <sub>DH</sub>	0		0		0		0		ns	
Write disable to output in Low-Z	t <sub>LZWE</sub>	5		5		5		5		ns	6, 7, 4
Write Enable to output in High-Z	t <sub>HZWE</sub>	0	8	0	8	0	10	0	10	ns	6, 7, 4
Byte Write Enable setup time	t <sub>BWS</sub>	6		7		8		10		ns	
Byte Write Enable hold time	t <sub>BWH</sub>	2		2		2		2		ns	
Byte Write disable setup time	t <sub>BWDS</sub>	0		0		0		0		ns	
Data setup to DLE LOW	t <sub>DLS</sub>	1		1		1		1		ns	9
Data hold from DLE LOW	t <sub>DLH</sub>	3		3		3		3		ns	9
DLE HIGH to end of write	t <sub>DLW</sub>	6		7		8		10		ns	8
End of write to DLE HIGH	t <sub>WDLH</sub>	0		0		0		0		ns	9
End of write to ALE HIGH	t <sub>WLH</sub>	0		0		0		0		ns	
ALE HIGH setup time to write enable LOW	t <sub>LWS</sub>	0		0		0		0		ns	
ALE HIGH to end of write	t <sub>LW</sub>	13		14		15		20		ns	

CACHE DATA/LATCHED SRAM

**AC TEST CONDITIONS**

Input pulse levels .....	V <sub>ss</sub> to 3.0V
Input rise and fall times .....	3ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2

**NOTES**

- All voltages referenced to V<sub>ss</sub> (GND).
- 3V for pulse width < 20ns.
- I<sub>cc</sub> is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured  $\pm 500\text{mV}$  from steady state voltage.
- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ , and  $t_{HZOE}$  is less than  $t_{LZOE}$ .
- A transparent WRITE cycle is defined by DLE being HIGH during the WRITE cycle.
- A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and data satisfying the specified setup and hold time with respect to DLE.
- Any combination of write enable ( $\overline{WE}$ ) and chip enable ( $\overline{CE}$ ) can initiate and terminate a WRITE cycle.
- $\overline{WE}$  is HIGH for READ cycle.
- Device is continuously selected. All chip enables are held in their active state.
- Address valid prior to or coincident with the latest occurring chip enable.
- CE timing is the same as  $\overline{CE}$  timing. The wave form is inverted.
- If output enable ( $\overline{OE}$ ) is inactive (HIGH), the output will be in High-Z instead of undefined.




Fig. 1 OUTPUT LOAD EQUIVALENT






Fig. 2 OUTPUT LOAD EQUIVALENT

**READ CYCLE NO. 1** 11, 12




**READ CYCLE NO. 2** 7, 11, 13, 14



 DON'T CARE


 UNDEFINED

**READ CYCLE NO. 3**  
(ALE = DLE = HIGH) <sup>7, 11, 14</sup>




**CACHE DATA/LATCHED SRAM**

**WRITE CYCLE NO. 1**  
Chip Enable Controlled  
(ALE = DLE = HIGH)<sup>10, 14, 15</sup>




CACHE DATA/LATCHED SRAM

**WRITE CYCLE NO. 2**  
Write Enable Initiated/Chip Enable Terminated  
(ALE = DLE = HIGH)<sup>10, 14, 15</sup>




**CACHE DATA/LATCHED SRAM**

**WRITE CYCLE NO. 3**  
(ALE = DLE = HIGH) 7, 10, 14, 15



**CACHE DATA/LATCHED SRAM**

**WRITE CYCLE NO. 4 7, 10, 14, 15**



**CACHE DATA/LATCHED SRAM**

■ **CACHE DATA/LATCHED SRAM**

---

STATIC RAMS .....	1
SYNCHRONOUS SRAMS .....	2
SRAM MODULES .....	3
CACHE DATA/LATCHED SRAMS .....	4
<b>FIFO MEMORIES .....</b>	<b>5</b>
APPLICATION/TECHNICAL NOTES .....	6
PRODUCT RELIABILITY .....	7
PACKAGE INFORMATION .....	8
SALES INFORMATION .....	9

---

## FIFO MEMORIES PRODUCT SELECTION GUIDE

Memory Configuration	Control Functions	Part Number	Cycle Time (ns)	Package and Number of Pins			Process	Page
				PDIP	PLCC	SOJ		
512 x 9	Expandable Depth and Width	MT52C9005	15, 20, 25, 35	28	32	28	CMOS	5-1
512 x 9	Programmable Flag Expandable Depth and Width	MT52C9007	15, 20, 25, 35	28	32	28	CMOS	5-13
1K x 9	Expandable Depth and Width	MT52C9010	15, 20, 25, 35	28	32	28	CMOS	5-29
1K x 9	Programmable Flag Expandable Depth and Width	MT52C9012	15, 20, 25, 35	28	32	28	CMOS	5-41
2K x 9	Expandable Depth and Width	MT52C9020	15, 20, 25, 35	28	32	28	CMOS	5-57
2K x 9	Programmable Flag Expandable Depth and Width	MT52C9022	15, 20, 25, 35	28	32	28	CMOS	5-69

**NOTE:** Many Micron components are available in bare die form. Contact Micron Technology, Inc., for more information.

# FIFO

# 512 x 9 FIFO

## FEATURES

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single +5V  $\pm 10\%$  supply
- Low power: 5mW typ. (standby); 350mW typ. (active)
- TTL compatible inputs and outputs
- Asynchronous READ and WRITE
- Empty, Half-Full and Full Flags
- Half-Full Flag in STAND ALONE mode
- Auto-retransmit capability
- Fully expandable by width and depth
- Pin and function compatible with higher density standard FIFOs

## OPTIONS

- Timing
  - 15ns access time
  - 20ns access time
  - 25ns access time
  - 35ns access time

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	W
PLCC	EJ
SOJ (300 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.


## GENERAL DESCRIPTION

The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual port, six-transistor memory cell with resistor loads.


These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information can be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates. Visibility of the memory volume is given through empty, half-full and full flags. While the full flag is asserted, attempted writes are inhibited. Likewise, while the empty flag is asserted, further reads are inhibited and the outputs remain in High-Z. Expansion out, expansion in, and first load pins are provided to expand the depth of the FIFO

## PIN ASSIGNMENT (Top View)


### 28-Pin DIP (A-9, A-11)



### 28-Pin SOJ (E-8)



### 32-Pin PLCC (D-2)




memory array, with no performance degradation. A re-transmit pin allows data to be re-sent on the receiver's request when the FIFO is in the STAND ALONE mode.

The depth and/or width of the FIFO can be expanded by cascading multiple devices. Also, the MT52C9005 is speed, function and pin compatible with higher density FIFOs from Micron. This upward compatibility with 1K and 2K FIFOs provides a single-chip, depth-expansion solution.

FUNCTIONAL BLOCK DIAGRAM

FIFO



## PIN DESCRIPTIONS

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	$\overline{RS}$	Input	Reset: Taking $\overline{RS}$ LOW will reset the FIFO by initializing the read and write pointers and all flags. After the device is powered up, it must be reset before any writes can take place.
2	1	$\overline{W}$	Input	Write Strobe: $\overline{W}$ is taken LOW to write data from the input port (D1-D9) into the FIFO memory array.
18	15	$\overline{R}$	Input	Read Strobe: $\overline{R}$ is taken LOW to read data from the FIFO memory array to the output port (Q1-Q9).
8	7	$\overline{XI}$	Input	Expansion In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out ( $\overline{XO}$ ) of the previous device in the daisy chain.
26	23	$\overline{FL/RT}$	Input	First Load: Acts as first load signal in DEPTH EXPANSION mode. $\overline{FL}$ , if low, will enable the device as the first to be loaded (enables read and write pointers). $\overline{FL}$ should be tied LOW for the first FIFO in the chain, tied HIGH for all other FIFOs in the chain. Retransmit: Acts as retransmit signal in STAND ALONE mode. $\overline{RT}$ is used to enable the RETRANSMIT cycle. When taken LOW, $\overline{RT}$ resets the read pointer to the first data location and the FIFO is then ready to retransmit data on the following READ operation(s). The flags will be affected according to specific data conditions.
7, 6, 5, 4, 31, 30, 29, 28, 3	6, 5, 4, 3, 27, 26, 25, 24, 2	D1-D9	Input	Data Inputs
24	21	$\overline{EF}$	Output	Empty Flag: Indicates empty FIFO memory when LOW, inhibiting further READ cycles.
9	8	$\overline{FF}$	Output	Full Flag: Indicates full FIFO memory when LOW, inhibiting further WRITE cycles.
23	20	$\overline{XO}/\overline{HF}$	Output	Expansion Out: Acts as expansion out pin in DEPTH EXPANSION mode. $\overline{XO}$ will pulse LOW on the last physical WRITE or the last physical READ. $\overline{XO}$ should be connected to $\overline{XI}$ of the next FIFO in the daisy chain. Half-Full Flag: Acts as Half-Full Flag in STAND ALONE mode. $\overline{HF}$ goes LOW when the FIFO becomes more than Half-full; will stay LOW until the FIFO becomes Half-full or less.
10, 11, 13, 14, 19, 20, 21, 22, 15	9, 10, 11, 12, 16, 17, 18, 19, 13	Q1-Q9	Output	Data Output: Output or High-Z.
32	28	Vcc	Supply	Power Supply: +5V $\pm$ 10%
16	14	Vss	Supply	Ground



## FUNCTIONAL DESCRIPTION

The MT52C9005 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible length FIFO buffer memory, with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

**Note:** For dual-function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing the half-full flag, the  $\overline{XO}/\overline{HF}$  pin will be shown as  $(\overline{XO})/\overline{HF}$ .

### RESET

After  $V_{cc}$  is stable, RESET ( $\overline{RS}$ ) must be taken LOW to initialize the read and write pointers and flags. During the reset pulse, the state of the  $\overline{XI}$  pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPANSION mode. The STAND ALONE mode is entered if  $\overline{XI}$  is LOW. If  $\overline{XI}$  is connected to  $\overline{XO}$  of another FIFO, the DEPTH EXPANSION mode is selected.

### WRITING THE FIFO

Data is written into the FIFO when the write strobe ( $\overline{W}$ ) pin is taken LOW, while  $\overline{FF}$  is HIGH. The WRITE cycle is initiated by the falling edge of  $\overline{W}$  and data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO, the  $\overline{FF}$  will be asserted (LOW) after the falling edge of  $\overline{W}$ . While  $\overline{FF}$  is LOW, any attempted writes will be inhibited, with no loss of data already stored in the FIFO. When a device is used in the STAND ALONE mode,  $(\overline{XO})/\overline{HF}$  is asserted when the half-full-plus-one location ( $512/2 + 1$ ) is written. It will stay asserted until the FIFO becomes half-full or less. The first WRITE to an empty FIFO will cause  $\overline{EF}$  to go HIGH after the rising edge of  $\overline{W}$ . When operating in the DEPTH EXPANSION mode, the last location write to a FIFO will cause  $\overline{XO}/(\overline{HF})$  to pulse LOW. This will enable writes to the next FIFO in the chain.

### READING THE FIFO

Information is read from the FIFO when the read strobe ( $\overline{R}$ ) pin is taken LOW and the FIFO is not empty ( $\overline{EF}$  is HIGH). The data-out (Q1-Q9) pins will go active (Low-Z) after the falling edge of  $\overline{R}$  and valid data will appear  $t_A$  after the falling edge of  $\overline{R}$ . After the last available data word is read,  $\overline{EF}$  will go LOW upon the falling edge of  $\overline{R}$ . While  $\overline{EF}$  is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is being used in the SINGLE DEVICE mode and the half-full-plus-one location is read,  $(\overline{XO})/\overline{HF}$  will go HIGH after the rising edge of  $\overline{R}$ . When the FIFO is full ( $\overline{FF}$  LOW) and a read is initiated,  $\overline{FF}$  will go HIGH after the rising edge of  $\overline{R}$ . When operating in the EXPANDED mode, the last location read to a FIFO will cause  $\overline{XO}/\overline{HF}$  to pulse LOW. This will enable further reads from the next FIFO in the chain.


### RETRANSMIT

In the STAND ALONE mode, the MT52C9005 allows the receiving device to request that the data read earlier from the FIFO to be repeated, when less than 512 writes have been performed between resets. When the  $(\overline{FL})/\overline{RT}$  pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may again start reading the data from the beginning of the FIFO after  $(\overline{FL})/\overline{RT}$  is taken HIGH. The empty, half-full and full flags will be affected as specified for the data volume.

### DATA FLOW-THROUGH

Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding  $\overline{W}$  LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITES are initiated from the rising edge of  $\overline{R}$ . When the FIFO is empty, a FLOW-THROUGH READ can be done by holding  $\overline{R}$  LOW and letting the next WRITE initiate the READ. FLOW-THROUGH READS are initiated from the rising edge of  $\overline{W}$  and access time is measured from the rising edge of  $\overline{EF}$ .

FIFO



**Figure 1**  
**DEPTH EXPANSION**

**WIDTH EXPANSION**

The FIFO word width can be expanded, in increments of 9 bits, using either the stand alone or groups of expanded-depth mode FIFOs. Expanded-width operation is achieved by tying devices together with all control lines ( $\bar{W}$ ,  $\bar{R}$ , etc.) in common. The flags are monitored from one device or one expanded-depth group (Figure 1) when expanding depth and width.

**DEPTH EXPANSION**

Multiple MT52C9005s may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth,  $\bar{X}1$ ,  $\bar{X}0$ /(HF) and  $\bar{F}L$ /(RT). Figure 1 illustrates a typical three-device expansion. The DEPTH EXPANSION mode is entered during a RESET cycle, by tying the  $\bar{X}0$ /(HF) pin of each device to the  $\bar{X}1$  pin of the next device in the chain. The first device to be loaded will have its  $\bar{F}L$ /(RT) pin grounded. The remaining devices in the chain will have  $\bar{F}L$ /(RT) tied HIGH. During RESET cycle,  $\bar{X}0$ /(HF) of each device is held HIGH, disabling reads and

writes to all FIFOs, except the first load device. When the last physical location of the first device is written, the  $\bar{X}0$ /(HF) pin will pulse LOW on the falling edge of  $\bar{W}$ . This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling writes to the first MT52C9005. The writes will continue to go to the second device until last location WRITE. Then it will "pass" the write pointer to the third device.

The full condition of the entire FIFO array is signaled by "OR-ing" all the FF pins. On the last physical READ of the first device, its  $\bar{X}0$ /(HF) will pulse again. On the falling edge of  $\bar{R}$ , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The read pointer never overtakes the write pointer. An empty condition is signaled by OR-ing all of the EF pins. This inhibits further reads. While in the DEPTH EXPANSION mode, the half-full flag and retransmit functions are not available.

**FIFO**

**TRUTH TABLE 1**  
SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION MODE

MODE	INPUTS			INTERNAL STATUS		OUTPUTS		
	$\overline{RS}$	$\overline{RT}$	$\overline{XI}$	Read Pointer	Write Pointer	$\overline{EF}$	$\overline{FF}$	$\overline{HF}$
RESET	0	X	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	X	X
READ/WRITE	1	1	0	Increment (1)	Increment (1)	X	X	X

**NOTE:** 1. Pointer will increment if flag is HIGH.

**FIFO**

**TRUTH TABLE 2**  
DEPTH-EXPANSION/COMPOUND-EXPANSION MODE

MODE	INPUTS			INTERNAL STATUS		OUTPUTS	
	$\overline{RS}$	$\overline{FL}$	$\overline{XI}$	Read Pointer	Write Pointer	$\overline{EF}$	$\overline{FF}$
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1
RESET All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
READ/WRITE	1	X	(1)	X	X	X	X

**NOTE:** 1.  $\overline{XI}$  is connected to  $\overline{XO}$  of previous device.  
 $\overline{RS}$  = Reset Input,  $\overline{FL}/\overline{RT}/\overline{DIR}$  = First Load/Retransmit,  $\overline{EF}$  = Empty Flag Output,  $\overline{FF}$  = Full Flag Output,  $\overline{XI}$  = Expansion Input,  $\overline{HF}$  = Half-Full Flag Output.

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -0.5V to +7.0V  
 Operating Temperature T<sub>A</sub> (ambient) ..... 0°C to 70°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.0	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-0.5	0.8	V	1, 2

**DC ELECTRICAL CHARACTERISTICS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MAX				UNITS	NOTES
			-15	-20	-25	-35		
Power Supply Current: Operating	$\overline{W}, \overline{R} \leq V_{IL}; V_{cc} = \text{MAX}$ Outputs Open	I <sub>CC</sub>	140	130	120	100	mA	3
Power Supply Current: Standby	$\overline{W}, \overline{R} \geq V_{IH}; V_{cc} = \text{MAX}$	I <sub>SB1</sub>	15	15	15	15	mA	
	$\overline{W}, \overline{R} \geq V_{cc} - 0.2; V_{cc} = \text{MAX}$ $V_{IL} \leq V_{ss} + 0.2$ $V_{IH} \geq V_{cc} - 0.2; f = 0$	I <sub>SB2</sub>	5	5	5	5	mA	

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ Vcc	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ Vcc	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -2.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz Vcc = 5V	C <sub>I</sub>	8	pF	4
Output Capacitance		C <sub>O</sub>	8	pF	4

**FIFO**

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

AC CHARACTERISTICS		-15		-20		-25		-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Shift frequency	F <sub>s</sub>		40		33.3		28.5		22.2	MHz	
Access time	t <sub>A</sub>		15		20		25		35	ns	
READ cycle time	t <sub>RC</sub>	25		30		35		45		ns	
READ recovery time	t <sub>RR</sub>	10		10		10		10		ns	
READ pulse width	t <sub>RPW</sub>	15		20		25		35		ns	6
READ LOW to Low-Z	t <sub>RLZ</sub>	5		5		5		5		ns	
READ HIGH to High-Z	t <sub>RHZ</sub>		15		15		18		20	ns	
Data hold from $\bar{R}$ HIGH	t <sub>OH</sub>	5		5		5		5		ns	
WRITE cycle time	t <sub>WC</sub>	25		30		35		45		ns	
WRITE pulse width	t <sub>WPW</sub>	15		20		25		35		ns	6
WRITE recovery time	t <sub>WR</sub>	10		10		10		10		ns	
WRITE HIGH to Low-Z	t <sub>WLZ</sub>	5		5		5		5		ns	5
Data setup time	t <sub>DS</sub>	10		12		15		18		ns	
Data hold time	t <sub>DH</sub>	0		0		0		0		ns	
RESET cycle time	t <sub>RSC</sub>	25		30		35		45		ns	
RESET pulse width	t <sub>RSP</sub>	15		20		25		35		ns	6
RESET recovery time	t <sub>RSR</sub>	10		10		10		10		ns	
READ HIGH to RESET HIGH	t <sub>RRS</sub>	15		20		25		35		ns	
WRITE HIGH to RESET HIGH	t <sub>WRS</sub>	15		20		25		35		ns	
RETRANSMIT cycle time	t <sub>RTC</sub>	25		30		35		45		ns	
RETRANSMIT pulse width	t <sub>RT</sub>	15		20		25		35		ns	
RETRANSMIT recovery time	t <sub>RTR</sub>	10		10		10		12		ns	
RETRANSMIT setup time	t <sub>RTS</sub>	15		20		25		35		ns	
RESET to $\bar{A}\bar{E}\bar{F}$ , $\bar{E}\bar{F}$ LOW	t <sub>EFL</sub>		25		30		35		45	ns	
RESET to $\bar{A}\bar{E}\bar{F}$ , $\bar{H}\bar{F}$ , $\bar{F}\bar{F}$ HIGH	t <sub>HFH</sub> , t <sub>FFH</sub>		25		30		35		45	ns	
READ LOW to $\bar{E}\bar{F}$ LOW	t <sub>REF</sub>		20		20		25		30	ns	
READ HIGH to $\bar{F}\bar{F}$ HIGH	t <sub>RFF</sub>		20		20		25		30	ns	
WRITE LOW to $\bar{F}\bar{F}$ LOW	t <sub>WFF</sub>		20		20		25		30	ns	
WRITE HIGH to $\bar{E}\bar{F}$ HIGH	t <sub>WEF</sub>		20		20		25		30	ns	
WRITE LOW to $\bar{H}\bar{F}$ LOW	t <sub>WHF</sub>		25		30		35		45	ns	
READ HIGH to $\bar{H}\bar{F}$ HIGH	t <sub>RHF</sub>		25		30		35		45	ns	
READ HIGH after $\bar{E}\bar{F}$ HIGH	t <sub>RPE</sub>	15		20		25		35		ns	5
WRITE HIGH after $\bar{F}\bar{F}$ HIGH	t <sub>WPF</sub>	15		20		25		35		ns	5
READ/WRITE to $\bar{X}\bar{O}$ LOW	t <sub>XOL</sub>		20		20		25		35	ns	
READ/WRITE to $\bar{X}\bar{O}$ HIGH	t <sub>XOH</sub>		20		20		25		35	ns	
$\bar{X}\bar{I}$ pulse width	t <sub>XIP</sub>	15		20		25		35		ns	
$\bar{X}\bar{I}$ setup time	t <sub>XIS</sub>	10		12		15		15		ns	
$\bar{X}\bar{I}$ recovery time	t <sub>XIR</sub>	10		10		10		10		ns	

FIFO

## NOTES

- All voltages referenced to V<sub>SS</sub> (GND).
- 3V for pulse width < 20ns.
- I<sub>CC</sub> is dependent on output loading and cycle rates.
- This parameter is sampled.
- Flow-through mode only.
- Pulse widths less than minimum are not allowed.

**AC TEST CONDITIONS**

Input pulse level .....	0 to 3.0V
Input rise and fall times .....	5ns
Input timing reference level .....	1.5V
Output reference level .....	1.5V
Output load .....	See Figure 2






Fig. 2  
OUTPUT LOAD EQUIVALENT

**RESET**




**ASYNCHRONOUS READ AND WRITE**




**FIFO**


**EMPTY FLAG**



**FULL FLAG**




**HALF-FULL FLAG**



DON'T CARE  
 UNDEFINED

**FIFO**


**EXPANSION MODE ( $\overline{X0}$ )**




**FIFO**

**NOTE:**  $\overline{X0}$  of the Device 1 is connected to  $\overline{X1}$  of Device 2.


**EXPANSION MODE ( $\overline{X1}$ )**




**RETRANSMIT**



**WRITE FLOW-THROUGH**



**READ FLOW-THROUGH**



DON'T CARE  
 UNDEFINED

**FIFO**

# FIFO

# 512 x 9 FIFO

## WITH PROGRAMMABLE FLAGS

### FEATURES

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single +5V  $\pm$ 10% supply
- Low power: 5mW typical (standby); 350mW typical (active)
- TTL compatible inputs and outputs
- Asynchronous READ and WRITE
- Two fully configurable Almost-Full and Almost-Empty Flags
- Programmable Half-Full Flag or Full/Empty Flag option eliminates external counter requirement
- Register loading via the input or output pins
- Auto-retransmit capability in SINGLE DEVICE mode
- Fully expandable by width and depth
- Pin and function compatible with standard FIFOs

### OPTIONS

- Timing
 

15ns access time	-15
20ns access time	-20
25ns access time	-25
35ns access time	-35

- Packages
 


Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	W
PLCC	EJ
Plastic SOJ	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.


### MARKING

### PIN ASSIGNMENT (Top View)


#### 28-Pin DIP (A-9, A-11)



#### 28-Pin SOJ (E-8)



#### 32-Pin PLCC (D-2)



### GENERAL DESCRIPTION

The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual-port, six-transistor memory cell with resistor loads.


These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information may be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates.

When not configured, the MT52C9007 defaults to a standard FIFO with empty (EF), full (FF) and half-full (HF) flag pins. The MT52C9007 can be configured for

programmable flags by loading the internal flag registers (as described under "Register Load Mode" on page 5-17). In configured mode, up to three flags are provided. The first two are the almost-empty flag (AEF) and the almost-full flag (AFF) with independently programmable offsets. The third one is either an HF or a full and empty (FE) flag, depending on the bit configuration of the registers. A retransmit pin allows data to be re-sent on the receiver's request when the FIFO is in the STAND ALONE mode.

The depth and/or width of the FIFO can be expanded by cascading multiple devices. Also, the MT52C9007 is speed, function and pin compatible with higher density FIFOs from Micron. This upward compatibility with 1K and 2K FIFOs provides a single-chip depth-expansion solution.

**FUNCTIONAL BLOCK DIAGRAM**



**FIFO**

## PIN DESCRIPTIONS

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	$\overline{RS}$	Input	Reset: This pin is used to reset the device and load internal flag registers. During device reset, all internal pointers and registers are cleared.
2	1	$\overline{W}$	Input	Write: A LOW on this pin loads data into the device. The internal write pointer is incremented after the rising edge of the write input.
18	15	$\overline{R}$	Input	Read: A LOW on this pin puts the oldest valid data byte in the memory array on the output bus. The internal read pointer is incremented at the rising edge of the read signal. Outputs are in High-Z when this pin is HIGH.
8	7	$\overline{XI}$	Input	Expansion-In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out ( $\overline{XO}$ ) of the previous device in the daisy chain.
26	23	$\overline{FL/RT/DIR}$	Input	First Load/Retransmit/Direction: When in SINGLE DEVICE mode, this pin can be used to initiate a reread of the previously read data. When in REGISTER LOAD mode, the pin is used for register loading direction. When it is LOW, registers are loaded through the data output pins. When it is HIGH, registers are loaded through the data input pins. In DEPTH EXPANSION mode, this pin should be tied LOW if the device is the first one in the chain and tied HIGH if it is not the first one.
7, 6, 5, 4, 31, 30 29, 28, 3	6, 5, 4, 3, 27 26, 25, 24, 2	D1-D9	Input	Data Inputs: Data on these lines are stored in the memory array or flag registers during array WRITE or register programming, respectively.
24	21	$\overline{EF/AEF}$	Output	Empty Flag/Almost-Empty Flag: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is an Empty Flag output. When in CONFIGURED mode, it is an Almost-Empty Flag output. This pin is active LOW.
9	8	$\overline{FF/AFF}$	Output	Full Flag/Almost-Full Flags: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is a Full Flag output. When in CONFIGURED mode, it is an Almost-Full Flag output. This pin is active LOW.
23	20	$\overline{XO/HF/FE}$	Output	Expansion Out/Half Full/Full/Empty: This pin's function is determined by its operation mode. When in SINGLE DEVICE mode, this pin is either HF Flag or a Full/Empty Flag, depending on the state of the most significant bit of Almost-Full Flag Register. The pin is an $\overline{XO}$ output when the part is in DEPTH EXPANSION mode. This pin defaults to $\overline{XO/HF}$ in NONCONFIGURED mode.
10, 11, 13, 14 19, 20, 21, 22, 15	9, 10, 11, 12, 16 17, 18, 19, 13	Q1-Q9	I/O	Data Output: These pins may be used for data retrieval. The pins become inputs during register loading with DIR input HIGH. The outputs are disabled (High-Z) during device idle ( $\overline{R} = \text{HIGH}$ ).
32	28	Vcc	Supply	Power Supply: +5V $\pm$ 10%
16	14	GND	Supply	Ground



## FUNCTIONAL DESCRIPTION

The MT52C9007 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible-length FIFO buffer memory with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

**Note:** For multiple-function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing half-full flags, the  $\overline{XO}/HF/FE$  pin will be shown as  $(\overline{XO})/HF/(FE)$ .

### RESET

After Vcc is stable, Reset ( $\overline{RS}$ ) must be taken LOW with both  $\overline{R}$  and  $\overline{W}$  HIGH to initialize the read and write pointers and flags. This also clears all internal registers. During the reset pulse, the state of the  $\overline{XI}$  pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPANSION mode. The STAND ALONE mode is entered if  $\overline{XI}$  is tied LOW. If  $\overline{XI}$  is connected to  $\overline{XO}/(HF)$  of another FIFO, the DEPTH EXPANSION mode is selected.

### WRITING THE FIFO

Data is written into the FIFO when the write strobe ( $\overline{W}$ ) pin is taken LOW and the FIFO is not full. The WRITE cycle is initiated by the falling edge of  $\overline{W}$ . Data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO,  $\overline{FF}$  will be asserted (LOW) after the falling edge of  $\overline{W}$ . While the  $\overline{FF}$  is asserted, all writes are inhibited and previously stored data are unaffected. The first WRITE to an empty FIFO will cause  $\overline{EF}$  to go HIGH after the rising edge of  $\overline{W}$ . When operating in the DEPTH EXPANSION mode, the last location write to a FIFO will cause  $\overline{XO}/(HF)$  to pulse LOW. This will enable writes to the next FIFO in the chain.

### READING THE FIFO

Information is read from the FIFO when the read strobe ( $\overline{R}$ ) pin is taken LOW and FIFO is not empty ( $\overline{EF}$  is HIGH). The data-out (Q1-Q9) pins will go active (Low-Z) <sup>1</sup>RLZ after the falling edge of  $\overline{R}$ . Valid data will appear <sup>1</sup>A after the falling edge of  $\overline{R}$ . After the last available data word is read,  $\overline{EF}$  will go LOW upon the falling edge of  $\overline{R}$ . While the  $\overline{EF}$  is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is full and a READ is initiated, the  $\overline{FF}$  will go HIGH after the rising edge of  $\overline{R}$ . When operating in the expanded mode, the last location read from a FIFO will cause  $\overline{XO}/(HF)$  to pulse LOW. This will enable further reads from the next FIFO in the chain.

### RETRANSMIT

In the STAND ALONE mode, the MT52C9007 allows the receiving device to request that data just read from the FIFO be repeated, when less than 512 writes have been performed between resets. When the  $(\overline{FL})/\overline{RT}/(DIR)$  pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may start reading the data from the beginning of the FIFO <sup>1</sup>RTR after  $(\overline{FL})/\overline{RT}/(DIR)$  is taken HIGH. Some or all flags may be affected depending on the location of the read and write pointers before and after the retransmit.

### DATA FLOW-THROUGH

Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding  $\overline{W}$  LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITES are initiated from the rising edge of  $\overline{R}$ . When the FIFO is empty, a flow-through READ can be done by holding  $\overline{R}$  LOW and letting the next WRITE initiate the READ. Flow-through reads are initiated from the rising edge of  $\overline{W}$ , and access time is measured from the rising edge of the empty flag.


FIFO

## REGISTER LOAD MODE

This mode of operation is used to reset the device and program the internal flag registers. This yields an almost full and an almost-empty flag (DIP package pins 8 and 21 respectively) and a half-full or  $\overline{F}/\overline{E}$  flag (DIP package pin 20).

Two 9-bit internal registers have been provided for flag configuration. One is the almost-full flag register (AFFR) and the other is the almost-empty flag register (AEFR). Bit configurations of the two registers are shown below.

### REGISTER SET FOR MT52C9007



Note that bits 0-5 are used for offset setting. The offset value ranges from 1 to 63 words. Each offset value corresponds to a 2-byte increment. This provides a maximum offset of 126 bytes.

Bits 6 and 7 are reserved for future offset expansion. Bit 8 of the AFFR is used for configuration of  $\overline{HF}/\overline{FE}$  pin. When this bit is set LOW, the  $\overline{HF}/\overline{FE}$  pin is configured as an  $\overline{HF}$  flag output. When it is set HIGH, the  $\overline{HF}/\overline{FE}$  is configured as an  $\overline{F}/\overline{E}$  flag output.

Bit 8 of the AEFR is used for reset locking. When this bit is set LOW, subsequent device RESET or REGISTER LOADING cycles reset the device. When the bit is programmed HIGH, subsequent RESET cycles are ignored. In this mode, the flag registers may be reconfigured without device reset. The part may be reset by cycling power to the device or by writing zero (0) into bit 8 of the AEFR register followed by a DEVICE RESET or REGISTER LOAD.

Flag registers are loaded by bringing  $\overline{RS}$  LOW followed by the  $\overline{R}$  input. The  $\overline{R}$  pin should be brought LOW  $\overline{RS}$  after the  $\overline{RS}$  becomes LOW. The registers may be loaded via the input pins or the output pins depending on the status of the DIR control input. Data is latched into the registers at the rising edge of the  $\overline{W}$  control pin. The first WRITE loads the AFFR while the second WRITE loads the AEFR. This loading order is fixed.

## BIDIRECTIONAL MODE

Applications requiring data buffering between two systems (each system capable of READ and WRITE operations) can be achieved by using two MT52C9007s. Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). Both depth expansion and width expansion may be used in this mode.

## FLAG TIMING

A total of three flag outputs are provided in either CONFIGURED or NONCONFIGURED mode. In the NONCONFIGURED mode, the three flags are  $\overline{HF}$ ,  $\overline{EF}$  and  $\overline{FF}$ . The  $\overline{HF}$  flag goes active when more than half the FIFO is full. The flag goes inactive when the FIFO is half full or less.

The full and empty flags are asserted when the last byte is written to or read out of the FIFO, respectively. They are deasserted when the first byte is loaded into an empty FIFO or read out of a full FIFO, respectively. All three flag outputs are active LOW.

When the device is programmed, the  $\overline{AFF}$  and  $\overline{AEF}$  go active after a READ/WRITE cycle initiation of the location corresponding to the programmed offset value. For example, if the AEFR is programmed with a 10-byte offset (loading a Hex value of 05), the  $\overline{AEF}$  flag goes active while reading the 10th location before the FIFO is empty. The flag goes inactive when there are 10 or more bytes left in the FIFO. The assertion timing and deassertion timing of the  $\overline{AFF}$  are the same.

The third flag in the PROGRAM mode is either  $\overline{HF}$  or  $\overline{F}/\overline{E}$  flag depending on the state of the highest bit of the AFFR. If the device is programmed for  $\overline{HF}$  flag, it functions like the  $\overline{HF}$  flag in NONPROGRAMMED mode. If the device is configured for  $\overline{F}/\overline{E}$  flag, the pin will be active (LOW) when the FIFO is either empty or full. The condition of the FIFO is determined by the state of  $\overline{F}/\overline{E}$  together with states of  $\overline{AFF}$  and  $\overline{AEF}$  (example: if  $\overline{F}/\overline{E}$  is LOW and  $\overline{AFF}$  is LOW but  $\overline{AEF}$  is HIGH, the FIFO is full).



**TRUTH TABLE 1**  
SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION MODE

MODE	INPUTS			INTERNAL STATUS		OUTPUTS		
	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
RESET	0	X	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	X	X
READ/WRITE	1	1	0	Increment (1)	Increment (1)	X	X	X

**NOTE:** 1. Pointer will increment if flag is HIGH.

**TRUTH TABLE 2**  
DEPTH-EXPANSION/COMPOUND-EXPANSION MODE

MODE	INPUTS			INTERNAL STATUS		OUTPUTS	
	RS	FL	XI	Read Pointer	Write Pointer	EF	FF
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1
RESET All other Devices	0	1	(1)	Location Zero	Location Zero	0	1
READ/WRITE	1	X	(1)	X	X	X	X

**NOTE:** 1. XI is connected to  $\overline{XO}$  of previous device.  
 $\overline{RS}$  = Reset Input,  $\overline{FL}/RT/DIR$  = First Load/Retransmit,  $\overline{EF}$  = Empty Flag Output,  $\overline{FF}$  = Full Flag Output,  $\overline{XI}$  = Expansion Input,  $\overline{HF}$  = Half-Full Flag Output.





**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -0.5V to +7.0V  
 Operating Temperature T<sub>A</sub> (ambient) ..... 0°C to 70°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.0	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-0.5	0.8	V	1, 2

**DC ELECTRICAL CHARACTERISTICS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MAX				UNITS	NOTES
			-15	-20	-25	-35		
Power Supply Current: Operating	W, R ≤ V <sub>IL</sub> ; Vcc = MAX f = MAX = 1/1RC Outputs Open	I <sub>CC</sub>	140	130	120	100	mA	3
Power Supply Current: Standby	W, R ≥ V <sub>IH</sub> ; Vcc = MAX f = MAX = 1/1RC	I <sub>SB1</sub>	15	15	15	15	mA	
	W, R ≥ Vcc -0.2; Vcc = MAX V <sub>IL</sub> ≤ Vss +0.2 V <sub>IH</sub> ≥ Vcc -0.2; f = 0	I <sub>SB2</sub>	5	5	5	5	mA	

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ Vcc	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ Vcc	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -2.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

**CAPACITANCE**

(V<sub>IN</sub> = 0V; V<sub>OUT</sub> = 0V)

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz Vcc = 5V	C <sub>I</sub>	8	pF	4
Output Capacitance		C <sub>O</sub>	8	pF	4

FIFO

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Applicable for configured and nonconfigured modes) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$ )

AC CHARACTERISTICS PARAMETER	SYM	-15		-20		-25		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ CYCLE</b>											
Shift frequency	$t_{RF}$		40		33.3		28.5		22.2	MHz	
READ cycle time	$t_{RC}$	25		30		35		45		ns	
Access time	$t_A$		15		20		25		35	ns	6
READ recovery time	$t_{RR}$	10		10		10		10		ns	
READ pulse width	$t_{RPW}$	15		20		25		35		ns	
READ LOW to Low-Z	$t_{RLZ}$	5		5		5		5		ns	7
READ HIGH to High-Z	$t_{RHZ}$		15		15		18		20	ns	7
Data HOLD from $\bar{R}$ HIGH	$t_{OH}$	5		5		5		5		ns	
<b>WRITE CYCLE</b>											
WRITE cycle time	$t_{WC}$	25		30		35		45		ns	
WRITE pulse width	$t_{WPW}$	15		20		25		35		ns	6
WRITE recovery time	$t_{WR}$	10		10		10		10		ns	
WRITE HIGH to Low-Z	$t_{WLZ}$	5		5		5		5		ns	5, 7
Data setup time	$t_{DS}$	10		12		15		18		ns	
Data hold time	$t_{DH}$	0		0		0		0		ns	
<b>RETRANSMIT CYCLE</b>											
RETRANSMIT cycle time	$t_{RTC}$	25		30		35		45		ns	
RETRANSMIT pulse width	$t_{RT}$	15		20		25		35		ns	
RETRANSMIT recovery time	$t_{RTR}$	10		10		10		12		ns	
RETRANSMIT setup time	$t_{RTS}$	15		20		25		35		ns	
<b>RESET CYCLE</b>											
RESET cycle time (no register programming)	$t_{RSC}$	25		30		35		45		ns	
RESET pulse width	$t_{RSP}$	15		20		25		35		ns	6
RESET recovery time	$t_{RSR}$	10		10		10		10		ns	
$\bar{R}$ LOW to $\bar{R}$ LOW	$t_{RS}$	15		20		25		35		ns	
RESET and register programming cycle time	$t_{RSPC}$	85		100		115		145		ns	
$\bar{R}$ LOW to DIR valid (register load cycle)	$t_{RDV}$	5		5		5		5		ns	
$\bar{R}$ LOW to register load	$t_{RW}$	10		10		10		10		ns	
$\bar{W}$ HIGH to $\bar{R}$ LOW	$t_{WRS}$	0		0		0		0		ns	
$\bar{R}$ HIGH to $\bar{R}$ LOW	$t_{RRS}$	0		0		0		0		ns	

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Applicable for configured mode only) ( $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$ )

AC CHARACTERISTICS		-15		-20		-25		-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
<b>Expansion Mode Timing</b>											
$\overline{R}/\overline{W}$ to $\overline{X0}$ LOW	${}^t\text{XOL}$		20		20		25		35	ns	
$\overline{R}/\overline{W}$ to $\overline{X0}$ HIGH	${}^t\text{XOH}$		20		20		25		35	ns	
$\overline{X1}$ pulse width	${}^t\text{XIP}$	15		20		25		35		ns	
$\overline{X1}$ setup time to $\overline{R}/\overline{W}$	${}^t\text{XIS}$	10		12		15		15		ns	
$\overline{X1}$ recovery time	${}^t\text{XIR}$	10		10		10		10		ns	
<b>Flags Timing</b>											
$\overline{W}$ HIGH to Flags Valid	${}^t\text{WFV}$		15		15		15		15	ns	
$\overline{RS}$ to $\overline{AEF}$ , $\overline{EF}$ LOW	${}^t\text{EFL}$		25		30		35		45	ns	
$\overline{R}$ LOW to $\overline{EF}$ LOW	${}^t\text{REF}$		20		20		25		30	ns	
$\overline{W}$ HIGH to $\overline{EF}$ HIGH	${}^t\text{WEF}$		20		20		25		30	ns	
$\overline{R}$ HIGH after $\overline{EF}$ HIGH	${}^t\text{RPE}$	15		20		25		35		ns	5
$\overline{RS}$ to $\overline{AFF}$ , $\overline{HF}$ , $\overline{FF}$ HIGH	${}^t\text{HFH}$ , ${}^t\text{FFH}$		25		30		35		45	ns	
$\overline{R}$ HIGH to $\overline{FF}$ HIGH	${}^t\text{RFF}$		15		20		25		30	ns	
$\overline{W}$ LOW to $\overline{FF}$ LOW	${}^t\text{WFF}$		20		20		25		30	ns	
$\overline{W}$ HIGH after $\overline{FF}$ HIGH	${}^t\text{WPF}$	15		20		25		35		ns	5
$\overline{W}$ LOW to $\overline{HF}$ LOW	${}^t\text{WHF}$		25		30		35		45	ns	
$\overline{R}$ HIGH to $\overline{HF}$ HIGH	${}^t\text{RHF}$		25		30		35		45	ns	
$\overline{R}$ HIGH to $\overline{AFF}$ HIGH	${}^t\text{RAFF}$		25		30		35		45	ns	
$\overline{W}$ LOW to $\overline{AFF}$ LOW	${}^t\text{WAFF}$		25		30		35		45	ns	
$\overline{R}$ LOW to $\overline{AEF}$ LOW	${}^t\text{RAEF}$		25		30		35		45	ns	
$\overline{W}$ HIGH to $\overline{AEF}$ HIGH	${}^t\text{WAEF}$		25		30		35		45	ns	

FIFO

**AC TEST CONDITIONS**

Input pulse level .....	0 to 3.0V
Input rise and fall times .....	5ns
Input timing reference level .....	1.5V
Output reference level .....	1.5V
Output load .....	See Figure 2





Figure 2  
OUTPUT LOAD EQUIVALENT

**NOTES**


1. All voltages referenced to  $V_{SS}$  (GND).
2. -3V for pulse width < 20ns.
3.  $I_{CC}$  is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Data flow-through data mode only.
6. Pulse widths less than minimum are not allowed.
7. Values guaranteed by design, not currently tested.
8.  $\overline{R}$  and  $\overline{DIR}$  signals must go inactive (HIGH) coincident with  $\overline{RS}$  going inactive (HIGH).
9.  $\overline{DIR}$  must become valid before  $\overline{W}$  goes active (LOW).

**RESET**  
(WITH NO REGISTER PROGRAMMING)




**FIFO**


**ASYNCHRONOUS READ AND WRITE**




**EMPTY FLAG**



**FULL FLAG**




**HALF-FULL FLAG**  
(FOR CONFIGURED AND NONCONFIGURED MODES)



DON'T CARE  
 UNDEFINED



**FIFO**

**EXPANSION MODE ( $\overline{XO}$ )**




**NOTE:** 1.  $\overline{XO}$  of the Device 1 is connected to  $\overline{XI}$  of Device 2.

**EXPANSION MODE ( $\overline{XI}$ )**




**FIFO**


**RETRANSMIT**



**WRITE FLOW-THROUGH**




**READ FLOW-THROUGH**



 DON'T CARE  
 UNDEFINED


**FIFO**

**RESET/REGISTER PROGRAMMING CYCLE TIME 8, 9**




**FIFO**

**ALMOST-FULL FLAG (2-BYTE OFFSET)**



**ALMOST-EMPTY FLAG (10-BYTE OFFSET)**



**FIFO**

# FIFO

# 1K x 9 FIFO

## FEATURES

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single +5V  $\pm 10\%$  supply
- Low power: 5mW typ. (standby); 350mW typ. (active)
- TTL compatible inputs and outputs
- Asynchronous and simultaneous READ and WRITE
- Empty, Half-Full and Full Flags
- Half-Full Flag capability in STAND ALONE mode
- Auto-retransmit capability
- Fully expandable by width and depth
- Pin and function compatible with higher density standard FIFOs

## OPTIONS

- Timing
  - 15ns access time
  - 20ns access time
  - 25ns access time
  - 35ns access time

## MARKING


- Packages
 

Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	W
PLCC	EJ
SOJ (300 mil)	DJ
- Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.


## GENERAL DESCRIPTION

The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual port, six-transistor memory cell with resistor loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information can be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates. Visibility of the memory volume is given through empty, half-full and full flags. While the full flag is asserted, attempted writes are inhibited. Likewise, while the empty flag is asserted, further reads are inhibited and the outputs remain in High-Z. Expansion out, expansion in, and first load pins are provided to expand the depth of the FIFO



**FUNCTIONAL BLOCK DIAGRAM**



**FIFO**

## PIN DESCRIPTIONS

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	$\overline{RS}$	Input	Reset: Taking $\overline{RS}$ LOW will reset the FIFO by initializing the read and write pointers and all flags. After the device is powered up, it must be reset before any writes can take place.
2	1	$\overline{W}$	Input	Write Strobe: $\overline{W}$ is taken LOW to write data from the input port (D1-D9) into the FIFO memory array.
18	15	$\overline{R}$	Input	Read Strobe: $\overline{R}$ is taken LOW to read data from the FIFO memory array to the output port (Q1-Q9).
8	7	$\overline{XI}$	Input	Expansion In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out ( $\overline{XO}$ ) of the previous device in the daisy chain.
26	23	$\overline{FL/RT}$	Input	First Load: Acts as first load signal in DEPTH EXPANSION mode. $\overline{FL}$ if low, will enable the device as the first to be loaded (enables read and write pointers). $\overline{FL}$ should be tied low for the first FIFO in the chain, tied HIGH for all other FIFOs in the chain.  Retransmit: Acts as retransmit signal in STAND ALONE mode. $\overline{RT}$ is used to enable the RETRANSMIT cycle. When taken LOW, $\overline{RT}$ resets the read pointer to the first data location and the FIFO is then ready to retransmit data on the following READ operation(s). The flags will be affected according to specific data conditions.
7, 6, 5, 4, 31, 30, 29, 28, 3	6, 5, 4, 3, 27, 26, 25, 24, 2	D1-D9	Input	Data Inputs
24	21	$\overline{EF}$	Output	Empty Flag: Indicates empty FIFO memory when LOW, inhibiting further READ cycles.
9	8	$\overline{FF}$	Output	Full Flag: Indicates full FIFO memory when LOW, inhibiting further WRITE cycles.
23	20	$\overline{XO/HF}$	Output	Expansion Out: Acts as expansion out pin in DEPTH EXPANSION mode. $\overline{XO}$ will pulse LOW on the last physical WRITE or the last physical read. $\overline{XO}$ should be connected to $\overline{XI}$ of the next FIFO in the daisy chain.  Half-Full Flag: Acts as Half-Full Flag in STAND ALONE mode. $\overline{HF}$ goes LOW when the FIFO becomes more than half-full; will stay LOW until the FIFO becomes half-full or less.
10, 11, 13, 14, 19, 20, 21, 22, 15	9, 10, 11, 12, 16, 17, 18, 19, 13	Q1-Q9	Output	Data Output: Output or High-Z.
32	28	Vcc	Supply	Power Supply: +5V $\pm$ 10%
16	14	Vss	Supply	Ground



## FUNCTIONAL DESCRIPTION

The MT52C9010 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible length FIFO buffer memory, with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

**Note:** For dual-function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing the half-full flags, the  $\overline{XO}/\overline{HF}$  pin will be shown as  $(\overline{XO})/\overline{HF}$ .

### RESET

After Vcc is stable, RESET ( $\overline{RS}$ ) must be taken LOW to initialize the read and write pointers and flags. During the reset pulse, the state of the  $\overline{XI}$  pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPANSION mode. The STAND ALONE mode is entered if  $\overline{XI}$  is LOW. If  $\overline{XI}$  is tied to  $\overline{XO}/\overline{HF}$  of another FIFO, the DEPTH EXPANSION mode is selected.

### WRITING THE FIFO

Data is written into the FIFO when the write strobe ( $\overline{W}$ ) pin is taken LOW, while  $\overline{FF}$  is HIGH. The WRITE cycle is initiated by the falling edge of  $\overline{W}$  and data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO, the  $\overline{FF}$  will be asserted (LOW) after the falling edge of  $\overline{W}$ . While  $\overline{FF}$  is LOW, any attempted writes will be inhibited, with no loss of data already stored in the FIFO. When a device is used in the STAND ALONE mode,  $(\overline{XO})/\overline{HF}$  is asserted when the half-full-plus-one location ( $1024/2 + 1$ ) is written. It will stay asserted until the FIFO becomes half-full or less. The first WRITE to an empty FIFO will cause  $\overline{EF}$  to go HIGH after the rising edge of  $\overline{W}$ . When operating in the DEPTH EXPANSION mode, write to the last location of the FIFO will cause  $\overline{XO}/\overline{HF}$  to pulse LOW. This will enable writes to the next FIFO in the chain.

### READING THE FIFO


Information is read from the FIFO when the read strobe ( $\overline{R}$ ) pin is taken LOW and the FIFO is not empty ( $\overline{EF}$  is HIGH). The data-out (Q1-Q9) pins will go active (Low-Z) <sup>t</sup>RLZ after the falling edge of  $\overline{R}$  and valid data will appear <sup>t</sup>A after the falling edge of  $\overline{R}$ . After the last available data word is read,  $\overline{EF}$  will go LOW upon the falling edge of  $\overline{R}$ . While  $\overline{EF}$  is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is being used in the SINGLE DEVICE mode and the half-full-plus-one location is read,  $(\overline{XO})/\overline{HF}$  will go HIGH after the rising edge of  $\overline{R}$ . When the FIFO is full ( $\overline{FF}$  LOW) and a read is initiated,  $\overline{FF}$  will go HIGH after the rising edge of  $\overline{R}$ . When operating in the EXPANDED mode, the last location read to a FIFO will cause  $\overline{XO}/\overline{HF}$  to pulse LOW. This will enable further reads from the next FIFO in the chain.

### RETRANSMIT

In the STAND ALONE mode, the MT52C9010 allows the receiving device to request that the data read earlier from the FIFO to be repeated, when less than 1024 writes have been performed between resets. When the  $(\overline{FL})/\overline{RT}$  pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may again start reading the data from the beginning of the FIFO <sup>t</sup>RTR after  $(\overline{FL})/\overline{RT}$  is taken HIGH. The empty, half-full and full flags will be affected as specified for the data volume (useful only in SINGLE mode with no wraparound).

### DATA FLOW-THROUGH

Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding  $\overline{W}$  LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITES are initiated from the rising edge of  $\overline{R}$ . When the FIFO is empty, a FLOW-THROUGH READ can be done by holding  $\overline{R}$  LOW and letting the next WRITE initiate the READ. FLOW-THROUGH READS are initiated from the rising edge of  $\overline{W}$  and access time is measured from the rising edge of  $\overline{EF}$ .



**Figure 1**  
**DEPTH EXPANSION**

**WIDTH EXPANSION**

The FIFO word width can be expanded, in increments of 9 bits, using either the stand alone or groups of expanded-depth mode FIFOs. Expanded-width operation is achieved by tying devices together with all control lines ( $\bar{W}$ ,  $\bar{R}$ , etc.) in common. The flags are monitored from one device or one expanded-depth group (Figure 1) when expanding depth and width.

**DEPTH EXPANSION**

Multiple MT52C9010s may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth,  $\bar{X}I$ ,  $\bar{X}O$ /(HF) and  $\bar{F}L$ /(RT). Figure 1 illustrates a typical three-device expansion. The DEPTH EXPANSION mode is entered during a RESET cycle, by tying the  $\bar{X}O$ /(HF) pin of each device to the  $\bar{X}I$  pin of the next device in the chain. The first device to be loaded will have its  $\bar{F}L$ /(RT) pin grounded. The remaining devices in the chain will have  $\bar{F}L$ /(RT) tied HIGH. During RESET cycle,  $\bar{X}O$ /(HF) of each device is held HIGH, disabling reads and

writes to all FIFOs, except the first load device. When the last physical location of the first device is written, the  $\bar{X}O$ /(HF) pin will pulse LOW on the falling edge of  $\bar{W}$ . This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling writes to the first MT52C9010. The writes will continue to go to the second device until last location WRITE. Then it will "pass" the write pointer to the third device.

The full condition of the entire FIFO array is signaled by "OR-ing" all the  $\bar{F}F$  pins. On the last physical READ of the first device, its  $\bar{X}O$ /(HF) will pulse again. On the falling edge of  $\bar{R}$ , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The read pointer never overtakes the write pointer. An empty condition is signaled by OR-ing all of the  $\bar{E}F$  pins. This inhibits further reads. While in the DEPTH EXPANSION mode, the half-full flag and retransmit functions are not available.

**FIFO**

**TRUTH TABLE 1**  
SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION MODE

MODE	INPUTS			INTERNAL STATUS		OUTPUTS		
	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
RESET	0	X	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	X	X
READ/WRITE	1	1	0	Increment (1)	Increment (1)	X	X	X

**NOTE:** 1. Pointer will increment if flag is HIGH.

**TRUTH TABLE 2**  
DEPTH-EXPANSION/COMPOUND-EXPANSION MODE

MODE	INPUTS			INTERNAL STATUS		OUTPUTS	
	RS	FL	XI	Read Pointer	Write Pointer	EF	FF
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1
RESET All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
READ/WRITE	1	X	(1)	X	X	X	X

**NOTE:** 1. XI is connected to  $\overline{XO}$  of previous device.

RS = Reset Input, FL/RT/DIR = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input, HF = Half-Full Flag Output.

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -0.5V to +7.0V  
 Operating Temperature T<sub>A</sub> (ambient) ..... 0°C to 70°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.0	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-0.5	0.8	V	1, 2

**DC ELECTRICAL CHARACTERISTICS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MAX				UNITS	NOTES
			-15	-20	-25	-35		
Power Supply Current: Operating	$\bar{W}, \bar{R} \leq V_{IL}; V_{CC} = \text{MAX}$ Outputs Open	I <sub>CC</sub>	140	130	120	100	mA	3
Power Supply Current: Standby	$\bar{W}, \bar{R} \geq V_{IH}; V_{CC} = \text{MAX}$	I <sub>SB1</sub>	15	15	15	15	mA	
	$\bar{W}, \bar{R} \geq V_{CC} - 0.2; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2 V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2; f = 0	I <sub>SB2</sub>	5	5	5	5	mA	

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -2.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz Vcc = 5V	C <sub>I</sub>	8	pF	4
Output Capacitance		C <sub>O</sub>	8	pF	4



## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

AC CHARACTERISTICS		-15		-20		-25		-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Shift frequency	F <sub>s</sub>		40		33.3		28.5		22.2	MHz	
Access time	t <sub>A</sub>		15		20		25		35	ns	
READ cycle time	t <sub>RC</sub>	25		30		35		45		ns	
READ recovery time	t <sub>RR</sub>	10		10		10		10		ns	
READ pulse width	t <sub>RPW</sub>	15		20		25		35		ns	6
READ LOW to Low-Z	t <sub>RLZ</sub>	5		5		5		5		ns	
READ HIGH to High-Z	t <sub>RHZ</sub>		15		15		18		20	ns	
Data hold from $\bar{R}$ HIGH	t <sub>OH</sub>	5		5		5		5		ns	
WRITE cycle time	t <sub>WC</sub>	25		30		35		45		ns	
WRITE pulse width	t <sub>WPW</sub>	15		20		25		35		ns	6
WRITE recovery time	t <sub>WR</sub>	10		10		10		10		ns	
WRITE HIGH to Low-Z	t <sub>WLZ</sub>	5		5		5		5		ns	5
Data setup time	t <sub>DS</sub>	10		12		15		18		ns	
Data hold time	t <sub>DH</sub>	0		0		0		0		ns	
RESET cycle time	t <sub>RSC</sub>	25		30		35		45		ns	
RESET pulse width	t <sub>RSP</sub>	15		20		25		35		ns	6
RESET recovery time	t <sub>RSR</sub>	10		10		10		10		ns	
READ HIGH to RESET HIGH	t <sub>RRS</sub>	15		20		25		35		ns	
WRITE HIGH to RESET HIGH	t <sub>WRS</sub>	15		20		25		35		ns	
RETRANSMIT cycle time	t <sub>RTC</sub>	25		30		35		45		ns	
RETRANSMIT pulse width	t <sub>RT</sub>	15		20		25		35		ns	
RETRANSMIT recovery time	t <sub>RTR</sub>	10		10		10		12		ns	
RETRANSMIT setup time	t <sub>RTS</sub>	15		20		25		35		ns	
RESET to $\bar{A}\bar{E}\bar{F}$ , $\bar{E}\bar{F}$ LOW	t <sub>EFL</sub>		25		30		35		45	ns	
RESET to $\bar{A}\bar{F}\bar{F}$ , $\bar{H}\bar{F}$ , $\bar{F}\bar{F}$ HIGH	t <sub>HFH</sub> , t <sub>FFH</sub>		25		30		35		45	ns	
READ LOW to $\bar{E}\bar{F}$ LOW	t <sub>REF</sub>		20		20		25		30	ns	
READ HIGH to $\bar{F}\bar{F}$ HIGH	t <sub>RFF</sub>		20		20		25		30	ns	
WRITE LOW to $\bar{F}\bar{F}$ LOW	t <sub>WFF</sub>		20		20		25		30	ns	
WRITE HIGH to $\bar{E}\bar{F}$ HIGH	t <sub>WEF</sub>		20		20		25		30	ns	
WRITE LOW to $\bar{H}\bar{F}$ LOW	t <sub>WHF</sub>		25		30		35		45	ns	
READ HIGH to $\bar{H}\bar{F}$ HIGH	t <sub>RHF</sub>		25		30		35		45	ns	
READ HIGH after $\bar{E}\bar{F}$ HIGH	t <sub>RPE</sub>	15		20		25		35		ns	5
WRITE HIGH width after $\bar{F}\bar{F}$ HIGH	t <sub>WPF</sub>	15		20		25		35		ns	5
READ/WRITE to $\bar{X}\bar{O}$ LOW	t <sub>XOL</sub>		20		20		25		35	ns	
READ/WRITE to $\bar{X}\bar{O}$ HIGH	t <sub>XOH</sub>		20		20		25		35	ns	
$\bar{X}\bar{I}$ pulse width	t <sub>XIP</sub>	15		20		25		35		ns	
$\bar{X}\bar{I}$ setup time	t <sub>XIS</sub>	10		12		15		15		ns	
$\bar{X}\bar{I}$ recovery time	t <sub>XIR</sub>	10		10		10		10		ns	

## NOTES

- All voltages referenced to V<sub>SS</sub> (GND).
- 3V for pulse width < 20ns.
- I<sub>CC</sub> is dependent on output loading and cycle rates.
- This parameter is sampled.
- Flow-through mode only.
- Pulse widths less than minimum are not allowed.

FIFO

**AC TEST CONDITIONS**

Input pulse level .....	0 to 3.0V
Input rise and fall times .....	5ns
Input timing reference level .....	1.5V
Output reference level .....	1.5V
Output load .....	See Figure 2






Fig. 2  
OUTPUT LOAD EQUIVALENT

**RESET**




**ASYNCHRONOUS READ AND WRITE**




**FIFO**


**EMPTY FLAG**



**FULL FLAG**




**HALF-FULL FLAG**



 DON'T CARE  
 UNDEFINED

**FIFO**


**EXPANSION MODE ( $\overline{X0}$ )**




**FIFO**

**NOTE:**  $\overline{X0}$  of the Device 1 is connected to  $\overline{X1}$  of Device 2.


**EXPANSION MODE ( $\overline{X1}$ )**




**RETRANSMIT**



**WRITE FLOW-THROUGH**



**READ FLOW-THROUGH**



DON'T CARE  
 UNDEFINED

**FIFO**

# FIFO

# 1K x 9 FIFO

## WITH PROGRAMMABLE FLAGS

### FEATURES

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single +5V  $\pm$ 10% supply
- Low power: 5mW typical (standby); 350mW typical (active)
- TTL compatible inputs and outputs
- Asynchronous READ and WRITE
- Two fully configurable Almost-Full and Almost-Empty Flags
- Programmable Half-Full Flag or Full/Empty Flag option eliminates external counter requirement
- Register loading via the input or output pins
- Auto-retransmit capability in SINGLE DEVICE mode
- Fully expandable by width and depth
- Pin and function compatible with standard FIFOs

### OPTIONS

- Timing
  - 15ns access time
  - 20ns access time
  - 25ns access time
  - 35ns access time

### Packages

- Plastic DIP (300 mil)
- Plastic DIP (600 mil)
- PLCC
- Plastic SOJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

### MARKING


- None
- W
- EJ
- DJ

### GENERAL DESCRIPTION

The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual-port, six-transistor memory cell with resistor loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information may be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates.


When not configured, the MT52C9012 defaults to a standard FIFO with empty (EF), full (FF) and half-full (HF) flag pins. The MT52C9012 can be configured for pro-



grammable flags by loading the internal flag registers (as described under "Register Load Mode" on page 5-45). In CONFIGURED mode, up to three flags are provided. The first two are the almost-empty flag (AEF) and the almost-full flag (AFF) with independently programmable offsets. The third one is either an HF or a full and empty (FE) flag, depending on the bit configuration of the registers. A retransmit pin allows data to be re-sent on the receiver's request when the FIFO is in the stand-alone mode.

The depth and/or width of the FIFO can be expanded by cascading multiple devices. Also, the MT52C9012 is speed, function and pin compatible with higher and lower density FIFOs from Micron. This upward compatibility with 2K FIFOs provides a single-chip depth-expansion solution.

FUNCTIONAL BLOCK DIAGRAM



FIFO

## PIN DESCRIPTIONS

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	$\overline{RS}$	Input	Reset: This pin is used to reset the device and load internal flag registers. During device reset, all internal pointers and registers are cleared.
2	1	$\overline{W}$	Input	Write: A LOW on this pin loads data into the device. The internal write pointer is incremented after the rising edge of the write input.
18	15	$\overline{R}$	Input	Read: A LOW on this pin puts the oldest valid data byte in the memory array on the output bus. The internal read pointer is incremented at the rising edge of the read signal. Outputs are in High-Z when this pin is HIGH.
8	7	$\overline{XI}$	Input	Expansion-In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out ( $\overline{XO}$ ) of the previous device in the daisy chain.
26	23	FL/RT/DIR	Input	First Load/Retransmit/Direction: When in SINGLE DEVICE mode, this pin can be used to initiate a reread of the previously read data. When in REGISTER LOAD mode, the pin is used for register loading direction. When it is LOW, registers are loaded through the data output pins. When it is HIGH, registers are loaded through the data input pins. In DEPTH EXPANSION mode, this pin should be tied LOW if the device is the first one in the chain and tied HIGH if it is not the first one.
7, 6, 5, 4, 31, 30 29, 28, 3	6, 5, 4, 3, 27 26, 25, 24, 2	D1-D9	Input	Data Inputs: Data on these lines are stored in the memory array or flag registers during array WRITE or register programming, respectively.
24	21	$\overline{EF}/\overline{AEF}$	Output	Empty Flag/Almost-Empty Flag: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is an Empty Flag output. When in CONFIGURED mode, it is an Almost-Empty Flag output. This pin is active LOW.
9	8	$\overline{FF}/\overline{AFF}$	Output	Full Flag/Almost-Full Flags: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is a Full Flag output. When in CONFIGURED mode, it is an Almost-Full Flag output. This pin is active LOW.
23	20	$\overline{XO}/\overline{HF}/\overline{FE}$	Output	Expansion Out/Half-Full/Full/Empty: This pin's function is determined by its operation mode. When in SINGLE DEVICE mode, this pin is either HF Flag or a Full/Empty Flag, depending on the state of the most significant bit of Almost-Full Flag Register. The pin is an $\overline{XO}$ output when the part is in DEPTH EXPANSION mode. This pin defaults to $\overline{XO}/\overline{HF}$ in NONCONFIGURED mode.
10, 11, 13, 14 19, 20, 21, 22, 15	9, 10, 11, 12, 16 17, 18, 19, 13	Q1-Q9	I/O	Data Output: These pins may be used for data retrieval. The pins become inputs during register loading with DIR input HIGH. The outputs are disabled (High-Z) during device idle ( $\overline{R}$ = HIGH).
32	28	Vcc	Supply	Power Supply: +5V $\pm$ 10%
16	14	GND	Supply	Ground



## FUNCTIONAL DESCRIPTION

The MT52C9012 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible-length FIFO buffer memory with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

**Note:** For multiple-function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing half-full flags, the  $\overline{XO}/\overline{HF}/\overline{FE}$  pin will be shown as  $(\overline{XO})/\overline{HF}/(\overline{FE})$ .

### RESET

After  $V_{CC}$  is stable, Reset ( $\overline{RS}$ ) must be taken LOW with both  $\overline{R}$  and  $\overline{W}$  HIGH to initialize the read and write pointers and flags. This also clears all internal registers. During the reset pulse, the state of the  $\overline{XI}$  pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPANSION mode. The STAND ALONE mode is entered if  $\overline{XI}$  is tied LOW. If  $\overline{XI}$  is connected to  $\overline{XO}/(\overline{HF})$  of another FIFO, the DEPTH EXPANSION mode is selected.

### WRITING THE FIFO

Data is written into the FIFO when the write strobe ( $\overline{W}$ ) pin is taken LOW and if the FIFO is not full. The WRITE cycle is initiated by the falling edge of  $\overline{W}$ . Data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO,  $\overline{FF}$  will be asserted (LOW) after the falling edge of  $\overline{W}$ . While  $\overline{FF}$  is asserted, all writes are inhibited and previously stored data are unaffected. The first WRITE to an empty FIFO will cause  $\overline{EF}$  to go HIGH after the rising edge of  $\overline{W}$ . When operating in the DEPTH EXPANSION mode, the last location write to a FIFO will cause  $\overline{XO}/(\overline{HF})$  to pulse LOW. This will enable writes to the next FIFO in the chain.

### READING THE FIFO

Information is read from the FIFO when the read strobe ( $\overline{R}$ ) pin is taken LOW and FIFO is not empty ( $\overline{EF}$  is HIGH). The data-out (Q1-Q9) pins will go active (Low-Z) after the falling edge of  $\overline{R}$ . Valid data will appear 'A' after the falling edge of  $\overline{R}$ . After the last available data word is read,  $\overline{EF}$  will go LOW upon the falling edge of  $\overline{R}$ . While  $\overline{EF}$  is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is full and a READ is initiated, the  $\overline{FF}$  will go HIGH after the rising edge of  $\overline{R}$ . When operating in the expanded mode, the last location read from a FIFO will cause  $\overline{XO}/(\overline{HF})$  to pulse LOW. This will enable further reads from the next FIFO in the chain.

### RETRANSMIT

In the STAND ALONE mode, the MT52C9012 allows the receiving device to request that data just read from the FIFO be repeated, when less than 1024 writes have been performed between resets. When the  $(\overline{FL})/\overline{RT}/(\overline{DIR})$  pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may start reading the data from the beginning of the FIFO after  $(\overline{FL})/\overline{RT}/(\overline{DIR})$  is taken HIGH. Some or all flags may be affected depending on the location of the read and write pointers before and after the retransmit.

### DATA FLOW-THROUGH

Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding  $\overline{W}$  LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITES are initiated from the rising edge of  $\overline{R}$ . When the FIFO is empty, a FLOW-THROUGH READ can be done by holding  $\overline{R}$  LOW and letting the next WRITE initiate the READ. Flow-through reads are initiated from the rising edge of  $\overline{W}$ , and access time is measured from the rising edge of the empty flag.


FIFO

**REGISTER LOAD MODE**

This mode of operation is used to reset the device and program the internal flag registers. This yields an almost full and an almost-empty flag (DIP package pins 8 and 21 respectively) and a half-full or  $\overline{F}/\overline{E}$  flag (DIP package pin 20).

Two 9-bit internal registers have been provided for flag configuration. One is the almost-full flag register (AFFR) and the other is the almost-empty flag register (AEFR). Bit configurations of the two registers are shown below.

**REGISTER SET FOR MT52C9012**



Note that bits 0-6 are used for offset setting. The offset value ranges from 1 to 127 words. Each offset value corresponds to a 2-byte increment. This provides a maximum offset of 254 bytes.

Bits 6 and 7 are reserved for future offset expansion. Bit 8 of the AFFR is used for configuration of  $\overline{HF}/\overline{FE}$  pin. When this bit is set LOW, the  $\overline{HF}/\overline{FE}$  pin is configured as an  $\overline{HF}$  flag output. When it is set HIGH, the  $\overline{HF}/\overline{FE}$  is configured as an  $\overline{F}/\overline{E}$  flag output.

Bit 8 of the AEFR is used for reset locking. When this bit is set LOW, subsequent device RESET or REGISTER LOADING cycles reset the device. When the bit is programmed HIGH, subsequent RESET cycles are ignored. In this mode, the flag registers can be reconfigured without device reset. The part can be reset by cycling power to the device or by writing zero (0) into bit 8 of the AEFR register followed by a DEVICE RESET or REGISTER LOAD.

Flag registers are loaded by bringing  $\overline{RS}$  LOW followed by the  $\overline{R}$  input. The  $\overline{R}$  pin should be brought LOW  $\overline{RS}$  after

the  $\overline{RS}$  becomes LOW. The registers may be loaded via the input pins or the output pins depending on the status of the DIR control input. Data is latched into the registers at the rising edge of the  $\overline{W}$  control pin. The first WRITE loads the AFFR while the second WRITE loads the AEFR. This loading order is fixed.

**BIDIRECTIONAL MODE**

Applications requiring data buffering between two systems (each system capable of READ and WRITE operations) can be achieved by using two MT52C9012s. Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). Both depth expansion and width expansion may be used in this mode.

**FLAG TIMING**


A total of three flag outputs are provided in either CONFIGURED or NONCONFIGURED mode. In the NONCONFIGURED mode, the three flags are  $\overline{HF}$ ,  $\overline{EF}$  and  $\overline{FF}$ . The  $\overline{HF}$  flag goes active when more than half the FIFO is full. The flag goes inactive when the FIFO is half full or less.

The full and empty flags are asserted when the last byte is written to or read out of the FIFO, respectively. They are deasserted when the first byte is loaded into an empty FIFO or read out of a full FIFO, respectively. All three flag outputs are active LOW.

When the device is programmed, the  $\overline{AFF}$  and  $\overline{AEF}$  go active after a READ/WRITE cycle initiation of the location corresponding to the programmed offset value. For example, if the AEFR is programmed with a 10-byte offset (loading a Hex value of 05), the  $\overline{AEF}$  flag goes active while reading the 10th location before the FIFO is empty. The flag goes inactive when there are 10 or more bytes left in the FIFO. The assertion timing and deassertion timing of the  $\overline{AFF}$  are the same.

The third flag in the PROGRAM mode is either  $\overline{HF}$  or  $\overline{F}/\overline{E}$  flag depending on the state of the highest bit of the AFFR. If the device is programmed for  $\overline{HF}$  flag, it functions like the  $\overline{HF}$  flag in NONPROGRAMMED mode. If the device is configured for  $\overline{F}/\overline{E}$  flag, the pin will be active (LOW) when the FIFO is either empty or full. The condition of the FIFO is determined by the state of  $\overline{F}/\overline{E}$  together with states of  $\overline{AFF}$  and  $\overline{AEF}$  (example: if  $\overline{F}/\overline{E}$  is LOW and  $\overline{AFF}$  is LOW but  $\overline{AEF}$  is HIGH, the FIFO is full).





**Figure 1**  
**DEPTH EXPANSION**

### WIDTH EXPANSION

The FIFO word width can be expanded, in increments of 9 bits, using either the STAND ALONE or groups of EXPANDED DEPTH mode FIFOs. Expanded width operation is achieved by tying devices together with all control lines ( $\bar{W}$ ,  $\bar{R}$ , etc.) in common. The flags are monitored from one device or one expanded-depth group (Figure 1), when expanding depth and width.

### DEPTH EXPANSION

Multiple MT52C9012s may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth,  $\bar{X}1$ ,  $\bar{X}0$ /(HF/FE) and  $\bar{F}L$ /(RT/DIR). Figure 1 illustrates a typical three-device expansion. The DEPTH EXPANSION mode is entered by tying the  $\bar{X}0$ /(HF/FE) pin of each device to the  $\bar{X}1$  pin of the next device in the chain. The first device to be loaded will have its  $\bar{F}L$ /(RT/DIR) pin grounded. The remaining devices in the chain will have  $\bar{F}L$ /(RT/DIR) tied HIGH. Upon a reset, reads and writes to all FIFOs are disabled, except the first load device.

When the last physical location of the first device is written, the  $\bar{X}0$ /(HF) pin will pulse LOW on the falling edge of  $\bar{W}$ . This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling writes to the first MT52C9012. The writes will continue to go to the second device until last location write. Then it will "pass" the write pointer to the third device. The full condition of the entire FIFO array is signaled when all the  $\bar{F}F$ /(AFF) pins are LOW.

On the last physical READ of the first device, its  $\bar{X}0$ /(HF) will pulse again. On the falling edge of  $\bar{R}$ , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The read pointer never overtakes the write pointer. On the last READ, an empty condition is signaled by all of the  $\bar{E}F$  pins being LOW. This inhibits further reads. While in the DEPTH EXPANSION mode, the half-full flag and re-transmit functions are not available.

**TRUTH TABLE 1**  
SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION MODE

MODE	INPUTS			INTERNAL STATUS		OUTPUTS		
	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
RESET	0	X	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	X	X
READ/WRITE	1	1	0	Increment (1)	Increment (1)	X	X	X

**NOTE:** 1. Pointer will increment if flag is HIGH.

**TRUTH TABLE 2**  
DEPTH-EXPANSION/COMPOUND-EXPANSION MODE

MODE	INPUTS			INTERNAL STATUS		OUTPUTS	
	RS	FL	XI	Read Pointer	Write Pointer	EF	FF
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1
RESET All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
READ/WRITE	1	X	(1)	X	X	X	X

**NOTE:** 1. XI is connected to  $\overline{XO}$  of previous device.  
RS = Reset Input, FL/RT/DIR = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input, HF = Half-Full Flag Output.



**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....	-0.5V to +7.0V
Operating Temperature T <sub>A</sub> (ambient) .....	0°C to 70°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.0	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-0.5	0.8	V	1, 2

**DC ELECTRICAL CHARACTERISTICS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MAX				UNITS	NOTES
			-15	-20	-25	-35		
Power Supply Current: Operating	$\bar{W}, \bar{R} \leq V_{IL}; V_{CC} = \text{MAX}$ $f = \text{MAX} = 1/{}^t\text{RC}$ Outputs Open	I <sub>CC</sub>	140	130	120	100	mA	3
Power Supply Current: Standby	$\bar{W}, \bar{R} \geq V_{IH}; V_{CC} = \text{MAX}$ $f = \text{MAX} = 1/{}^t\text{RC}$	I <sub>SB1</sub>	15	15	15	15	mA	
	$\bar{W}, \bar{R} \geq V_{CC} - 0.2; V_{CC} = \text{MAX}$ $V_{IL} \leq V_{SS} + 0.2$ $V_{IH} \geq V_{CC} - 0.2; f = 0$	I <sub>SB2</sub>	5	5	5	5	mA	

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ Vcc	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ Vcc	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -2.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

**CAPACITANCE**

(V<sub>IN</sub> = 0V; V<sub>OUT</sub> = 0V)

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz Vcc = 5V	C <sub>I</sub>	8	pF	4
Output Capacitance		C <sub>O</sub>	8	pF	4

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Applicable for configured and nonconfigured modes) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$ )

AC CHARACTERISTICS		-15		-20		-25		-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
<b>READ Cycle</b>											
Shift frequency	$t_{RF}$		40		33.3		28.5		22.2	MHz	
READ cycle time	$t_{RC}$	25		30		35		45		ns	
Access time	$t_A$		15		20		25		35	ns	6
READ recovery time	$t_{RR}$	10		10		10		10		ns	
READ pulse width	$t_{RPW}$	15		20		25		35		ns	
READ LOW to Low-Z	$t_{RLZ}$	5		5		5		5		ns	7
READ HIGH to High-Z	$t_{RHZ}$		15		15		18		20	ns	7
Data HOLD from $\bar{R}$ HIGH	$t_{OH}$	5		5		5		5		ns	
<b>WRITE Cycle</b>											
WRITE cycle time	$t_{WC}$	25		30		35		45		ns	
WRITE pulse width	$t_{WPW}$	15		20		25		35		ns	6
WRITE recovery time	$t_{WR}$	10		10		10		10		ns	
WRITE HIGH to Low-Z	$t_{WLZ}$	5		5		5		5		ns	5, 7
Data setup time	$t_{DS}$	10		12		15		18		ns	
Data hold time	$t_{DH}$	0		0		0		0		ns	
<b>RETRANSMIT Cycle</b>											
RESTRANSMIT cycle time	$t_{RTC}$	25		30		35		45		ns	
RESTRANSMIT pulse width	$t_{RT}$	15		20		25		35		ns	
RESTRANSMIT recovery time	$t_{RTR}$	10		10		10		12		ns	
RESTRANSMIT setup time	$t_{RTS}$	15		20		25		35		ns	
<b>RESET Cycle</b>											
RESET cycle time (no register programming)	$t_{RSC}$	25		30		35		45		ns	
RESET pulse width	$t_{RSP}$	15		20		25		35		ns	6
RESET recovery time	$t_{RSR}$	10		10		10		10		ns	
$\bar{R}\bar{S}$ LOW to $\bar{R}$ LOW	$t_{RS}$	15		20		25		35		ns	
RESET and register programming cycle time	$t_{RSPC}$	85		100		115		145		ns	
$\bar{R}$ LOW to DIR valid (register load cycle)	$t_{RDV}$	5		5		5		5		ns	
$\bar{R}$ LOW to register load	$t_{RW}$	10		10		10		10		ns	
$\bar{W}$ HIGH to $\bar{R}\bar{S}$ LOW	$t_{WRS}$	0		0		0		0		ns	
$\bar{R}$ HIGH to $\bar{R}\bar{S}$ LOW	$t_{RRS}$	0		0		0		0		ns	

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Applicable for configured mode only) ( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ;  $V_{CC} = 5V \pm 10\%$ )

AC CHARACTERISTICS		-15		-20		-25		-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
<b>Expansion Mode Timing</b>											
$\overline{R}/\overline{W}$ to $\overline{XO}$ LOW	$t'XOL$		20		20		25		35	ns	
$\overline{R}/\overline{W}$ to $\overline{XO}$ HIGH	$t'XOH$		20		20		25		35	ns	
$\overline{XI}$ pulse width	$t'XIP$	15		20		25		35		ns	
$\overline{XI}$ setup time to $\overline{R}/\overline{W}$	$t'XIS$	10		12		15		15		ns	
$\overline{XI}$ recovery time	$t'XIR$	10		10		10		10		ns	
<b>Flags Timing</b>											
$\overline{W}$ HIGH to Flags Valid	$t'WV$		15		15		15		15	ns	
$\overline{RS}$ to $\overline{AEF}$ , $\overline{EF}$ LOW	$t'EFL$		25		30		35		45	ns	
$\overline{R}$ LOW to $\overline{EF}$ LOW	$t'REF$		20		20		25		30	ns	
$\overline{W}$ HIGH to $\overline{EF}$ HIGH	$t'WEF$		20		20		25		30	ns	
$\overline{R}$ HIGH after $\overline{EF}$ HIGH	$t'RPE$	15		20		25		35		ns	5
$\overline{RS}$ to $\overline{AFF}$ , $\overline{HF}$ , $\overline{FF}$ HIGH	$t'HFH$ , $t'FFH$		25		30		35		45	ns	
$\overline{R}$ HIGH to $\overline{FF}$ HIGH	$t'RFF$		15		20		25		30	ns	
$\overline{W}$ LOW to $\overline{FF}$ LOW	$t'WFF$		20		20		25		30	ns	
$\overline{W}$ HIGH after $\overline{FF}$ HIGH	$t'WPF$	15		20		25		35		ns	5
$\overline{W}$ LOW to $\overline{HF}$ LOW	$t'WHF$		25		30		35		45	ns	
$\overline{R}$ HIGH to $\overline{HF}$ HIGH	$t'RFH$		25		30		35		45	ns	
$\overline{R}$ HIGH to $\overline{AFF}$ HIGH	$t'RAFF$		25		30		35		45	ns	
$\overline{W}$ LOW to $\overline{AFF}$ LOW	$t'WAFF$		25		30		35		45	ns	
$\overline{R}$ LOW to $\overline{AEF}$ LOW	$t'RAEF$		25		30		35		45	ns	
$\overline{W}$ HIGH to $\overline{AEF}$ HIGH	$t'WAEF$		25		30		35		45	ns	

FIFO

## AC TEST CONDITIONS

Input pulse level .....	0 to 3.0V
Input rise and fall times .....	5ns
Input timing reference level .....	1.5V
Output reference level .....	1.5V
Output load .....	See Figure 2





Figure 2  
OUTPUT LOAD EQUIVALENT

## NOTES


- All voltages referenced to  $V_{SS}$  (GND).
- 3V for pulse width < 20ns.
- $I_{CC}$  is dependent on output loading and cycle rates.
- This parameter is sampled.
- Data flow-through data mode only.
- Pulse widths less than minimum are not allowed.
- Values guaranteed by design, not currently tested.
- $\overline{R}$  and  $\overline{DIR}$  signals must go inactive (HIGH) coincident with  $\overline{RS}$  going inactive (HIGH).
- $\overline{DIR}$  must become valid before  $\overline{W}$  goes active (LOW).

**RESET  
(WITH NO REGISTER PROGRAMMING)**




**FIFO**

**ASYNCHRONOUS READ AND WRITE**




 DON'T CARE  
 UNDEFINED


**EMPTY FLAG**



**FULL FLAG**




**HALF-FULL FLAG  
(FOR CONFIGURED AND NONCONFIGURED MODES)**



 DON'T CARE  
 UNDEFINED

**FIFO**


**EXPANSION MODE ( $\overline{X0}$ )**




**FIFO**

**NOTE:** 1.  $\overline{X0}$  of the Device 1 is connected to  $\overline{X1}$  of Device 2.


**EXPANSION MODE ( $\overline{X1}$ )**




**RETRANSMIT**



**WRITE FLOW-THROUGH**




**READ FLOW-THROUGH**



 DON'T CARE  
 UNDEFINED


**FIFO**

**RESET/REGISTER PROGRAMMING CYCLE TIME 8, 9**




**FIFO**

**ALMOST-FULL FLAG (2-BYTE OFFSET)**



**ALMOST-EMPTY FLAG (10-BYTE OFFSET)**



**FIFO**

# FIFO

# 2K x 9 FIFO

## FEATURES

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single +5V ±10% supply
- Low power: 5mW typ. (standby); 350mW typ. (active)
- TTL compatible inputs and outputs
- Asynchronous and simultaneous READ and WRITE
- Empty, Half-Full and Full Flags
- Half-Full Flag in STAND ALONE mode
- Auto-retransmit capability
- Fully expandable by width and depth
- Pin and function compatible with other standard FIFOs

## OPTIONS

- Timing
  - 15ns access time
  - 20ns access time
  - 25ns access time
  - 35ns access time

## MARKING

- Packages
 

Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	W
PLCC	EJ
SOJ (300 mil)	DJ
- Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.


## GENERAL DESCRIPTION

The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual port, six-transistor memory cell with resistor loads.


These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information can be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates. Visibility of the memory volume is given through empty, half-full and full flags. While the full flag is asserted, attempted writes are inhibited. Likewise, while the empty

## PIN ASSIGNMENT (Top View)


### 28-Pin DIP (A-9, A-11)



### 28-Pin SOJ (E-8)




### 32-Pin PLCC (D-2)



flag is asserted, further reads are inhibited and the outputs remain in High-Z. Expansion out, expansion in, and first load pins are provided to expand the depth of the FIFO memory array, with no performance degradation. A re-transmit pin allows data to be re-sent on the receiver's request when the FIFO is in the STAND ALONE mode.

The depth and/or width of the FIFO can be expanded by cascading multiple devices.

**FUNCTIONAL BLOCK DIAGRAM**



**FIFO**

## PIN DESCRIPTIONS

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	$\overline{RS}$	Input	Reset: Taking $\overline{RS}$ LOW will reset the FIFO by initializing the read and write pointers and all flags. After the device is powered up, it must be reset before any writes can take place.
2	1	$\overline{W}$	Input	Write Strobe: $\overline{W}$ is taken LOW to write data from the input port (D1-D9) into the FIFO memory array.
18	15	$\overline{R}$	Input	Read Strobe: $\overline{R}$ is taken LOW to read data from the FIFO memory array to the output port (Q1-Q9).
8	7	$\overline{XI}$	Input	Expansion In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out ( $\overline{XO}$ ) of the previous device in the daisy chain.
26	23	$\overline{FL/RT}$	Input	First Load: Acts as first load signal in DEPTH EXPANSION mode. $\overline{FL}$ if low, will enable the device as the first to be loaded (enables read and write pointers). $\overline{FL}$ should be tied low for the first FIFO in the chain, and tied HIGH for all other FIFOs in the chain.  Retransmit: Acts as retransmit signal in STAND ALONE mode. $\overline{RT}$ is used to enable the RETRANSMIT cycle. When taken LOW, $\overline{RT}$ resets the read pointer to the first data location and the FIFO is then ready to retransmit data on the following READ operation(s). The flags will be affected according to specific data conditions.
7, 6, 5, 4, 31, 30, 29, 28, 3	6, 5, 4, 3, 27, 26, 25, 24, 2	D1-D9	Input	Data Inputs
24	21	$\overline{EF}$	Output	Empty Flag: Indicates empty FIFO memory when LOW, inhibiting further READ cycles.
9	8	$\overline{FF}$	Output	Full Flag: Indicates full FIFO memory when LOW, inhibiting further WRITE cycles.
23	20	$\overline{XO/HF}$	Output	Expansion Out: Acts as expansion out pin in DEPTH EXPANSION mode. $\overline{XO}$ will pulse LOW on the last physical WRITE or the last physical read. $\overline{XO}$ should be connected to $\overline{XI}$ of the next FIFO in the daisy chain.  Half-Full Flag: Acts as Half-Full Flag in STAND ALONE mode. $\overline{HF}$ goes LOW when the FIFO becomes more than Half-Full; will stay LOW until the FIFO becomes Half-Full or less.
10, 11, 13, 14, 19, 20, 21, 22, 15	9, 10, 11, 12, 16, 17, 18, 19, 13	Q1-Q9	Output	Data Output: Output or High-Z.
32	28	Vcc	Supply	Power Supply: +5V $\pm$ 10%
16	14	Vss	Supply	Ground



## FUNCTIONAL DESCRIPTION

The MT52C9020 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible length FIFO buffer memory, with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

**Note:** For dual-function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing the half-full flags, the  $\overline{XO}/\overline{HF}$  pin will be shown as  $(\overline{XO})/\overline{HF}$ .

### RESET

After  $V_{CC}$  is stable, RESET ( $\overline{RS}$ ) must be taken LOW to initialize the read and write pointers and flags. During the reset pulse, the state of the  $\overline{XI}$  pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPANSION mode. The STAND ALONE mode is entered if  $\overline{XI}$  is LOW. If  $\overline{XI}$  is tied to  $\overline{XO}$  of another FIFO, the DEPTH EXPANSION mode is selected.

### WRITING THE FIFO

Data is written into the FIFO when the write strobe ( $\overline{W}$ ) pin is taken LOW, while  $\overline{FF}$  is HIGH. The WRITE cycle is initiated by the falling edge of  $\overline{W}$  and data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO, the  $\overline{FF}$  will be asserted (LOW) after the falling edge of  $\overline{W}$ . While  $\overline{FF}$  is LOW, any attempted writes will be inhibited, with no loss of data already stored in the FIFO. When a device is used in the STAND ALONE mode,  $(\overline{XO})/\overline{HF}$  is asserted when the half-full-plus-one location ( $2048/2 + 1$ ) is written. It will stay asserted until the FIFO becomes half-full or less. The first WRITE to an empty FIFO will cause  $\overline{EF}$  to go HIGH after the rising edge of  $\overline{W}$ . When operating in the DEPTH EXPANSION mode, the last location write to a FIFO will cause  $\overline{XO}/\overline{HF}$  to pulse LOW. This will enable writes to the next FIFO in the chain.

### READING THE FIFO


Information is read from the FIFO when the read strobe ( $\overline{R}$ ) pin is taken LOW and the FIFO is not empty ( $\overline{EF}$  is HIGH). The data-out (Q1-Q9) pins will go active (Low-Z) RLZ after the falling edge of  $\overline{R}$  and valid data will appear  $t_A$  after the falling edge of  $\overline{R}$ . After the last available data word is read,  $\overline{EF}$  will go LOW upon the falling edge of  $\overline{R}$ . While  $\overline{EF}$  is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is being used in the SINGLE DEVICE mode and the half-full-plus-one location is read,  $(\overline{XO})/\overline{HF}$  will go HIGH after the rising edge of  $\overline{R}$ . When the FIFO is full ( $\overline{FFLOW}$ ) and a READ is initiated,  $\overline{FF}$  will go HIGH after the rising edge of  $\overline{R}$ . When operating in the EXPANDED mode, the last location read to a FIFO will cause  $\overline{XO}/\overline{HF}$  to pulse LOW. This will enable further reads from the next FIFO in the chain.

### RETRANSMIT

In the STAND ALONE mode, the MT52C9020 allows the receiving device to request that the data read earlier from the FIFO to be repeated, when less than 2047 writes have been performed between resets. When the  $(\overline{FL})/\overline{RT}$  pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may again start reading the data from the beginning of the FIFO  $t_{RTR}$  after  $(\overline{FL})/\overline{RT}$  is taken HIGH. The empty, half-full and full flags will be affected as specified for the data volume.

### DATA FLOW-THROUGH

Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding  $\overline{W}$  LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITES are initiated from the rising edge of  $\overline{R}$ . When the FIFO is empty, a FLOW-THROUGH READ can be done by holding  $\overline{R}$  LOW and letting the next WRITE initiate the READ. FLOW-THROUGH READS are initiated from the rising edge of  $\overline{W}$  and access time is measured from the rising edge of  $\overline{EF}$ .



**Figure 1**  
**DEPTH EXPANSION**

**FIFO**

**WIDTH EXPANSION**

The FIFO word width can be expanded, in increments of 9 bits, using either the stand alone or groups of expanded-depth mode FIFOs. Expanded-width operation is achieved by tying devices together with all control lines ( $\bar{W}$ ,  $\bar{R}$ , etc.) in common. The flags are monitored from one device or one expanded-depth group (Figure 1) when expanding depth and width.

**DEPTH EXPANSION**

Multiple MT52C9020s may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth,  $\bar{X}0$ ,  $\bar{X}0$ /(HF) and  $\bar{F}L$ /(RT). Figure 1 illustrates a typical three-device expansion. The DEPTH EXPANSION mode is entered during a RESET cycle, by tying the  $\bar{X}0$ /(HF) pin of each device to the  $\bar{X}1$  pin of the next device in the chain. The first device to be loaded will have its  $\bar{F}L$ /(RT) pin grounded. The remaining devices in the chain will have  $\bar{F}L$ /(RT) tied HIGH. During RESET cycle,  $\bar{X}0$ /(HF) of each device is held HIGH, disabling reads and

writes to all FIFOs, except the first load device. When the last physical location of the first device is written, the  $\bar{X}0$ /(HF) pin will pulse LOW on the falling edge of  $\bar{W}$ . This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling writes to the first MT52C9020. The writes will continue to go to the second device until last location WRITE. Then it will "pass" the write pointer to the third device.

The full condition of the entire FIFO array is signaled by "OR-ing" all the  $\bar{F}F$  pins. On the last physical READ of the first device, its  $\bar{X}0$ /(HF) will pulse again. On the falling edge of  $\bar{R}$ , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The read pointer never overtakes the write pointer. An empty condition is signaled by OR-ing all of the  $\bar{E}F$  pins. This inhibits further reads. While in the DEPTH EXPANSION mode, the half-full flag and retransmit functions are not available.

**TRUTH TABLE 1**  
SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION MODE

MODE	INPUTS			INTERNAL STATUS		OUTPUTS		
	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
RESET	0	X	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	X	X
READ/WRITE	1	1	0	Increment (1)	Increment (1)	X	X	X

**NOTE:** 1. Pointer will increment if flag is HIGH.

**TRUTH TABLE 2**  
DEPTH-EXPANSION/COMPOUND-EXPANSION MODE

MODE	INPUTS			INTERNAL STATUS		OUTPUTS	
	RS	FL	XI	Read Pointer	Write Pointer	EF	FF
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1
RESET All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
READ/WRITE	1	X	(1)	X	X	X	X

**NOTE:** 1. XI is connected to  $\overline{XO}$  of previous device.  
RS = Reset Input, FL/RT/DIR= First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input, HF = Half-Full Flag Output.

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on V<sub>CC</sub> Supply Relative to V<sub>SS</sub> ..... -0.5V to +7.0V  
 Operating Temperature T<sub>A</sub> (ambient) ..... 0°C to 70°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.0	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-0.5	0.8	V	1, 2

**DC ELECTRICAL CHARACTERISTICS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MAX				UNITS	NOTES
			-15	-20	-25	-35		
Power Supply Current: Operating	$\bar{W}, \bar{R} \leq V_{IL}; V_{CC} = \text{MAX}$ Outputs Open	I <sub>CC</sub>	140	130	120	100	mA	3
Power Supply Current: Standby	$\bar{W}, \bar{R} \geq V_{IH}; V_{CC} = \text{MAX}$	I <sub>SB1</sub>	15	15	15	15	mA	
	$\bar{W}, \bar{R} \geq V_{CC} - 0.2; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2 V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2; f = 0	I <sub>SB2</sub>	5	5	5	5	mA	

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -2.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	8	pF	4
Output Capacitance		C <sub>O</sub>	8	pF	4

**FIFO**

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

AC CHARACTERISTICS		-15		-20		-25		-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Shift frequency	F <sub>s</sub>		40		33.3		28.5		22.2	MHz	
Access time	t <sub>A</sub>		15		20		25		35	ns	
READ cycle time	t <sub>RC</sub>	25		30		35		45		ns	
READ recovery time	t <sub>RR</sub>	10		10		10		10		ns	
READ pulse width	t <sub>RPW</sub>	15		20		25		35		ns	6
READ LOW to Low-Z	t <sub>RLZ</sub>	5		5		5		5		ns	
READ HIGH to High-Z	t <sub>RHZ</sub>		15		15		18		20	ns	
Data hold from $\bar{R}$ HIGH	t <sub>OH</sub>	5		5		5		5		ns	
WRITE cycle time	t <sub>WC</sub>	25		30		35		45		ns	
WRITE pulse width	t <sub>WPW</sub>	15		20		25		35		ns	6
WRITE recovery time	t <sub>WR</sub>	10		10		10		10		ns	
WRITE HIGH to Low-Z	t <sub>WLZ</sub>	5		5		5		5		ns	5
Data setup time	t <sub>DS</sub>	10		12		15		18		ns	
Data hold time	t <sub>DH</sub>	0		0		0		0		ns	
RESET cycle time	t <sub>RSC</sub>	25		30		35		45		ns	
RESET pulse width	t <sub>RSP</sub>	15		20		25		35		ns	6
RESET recovery time	t <sub>RSR</sub>	10		10		10		10		ns	
READ HIGH to Reset HIGH	t <sub>RRS</sub>	15		20		25		35		ns	
WRITE HIGH to Reset HIGH	t <sub>WRS</sub>	15		20		25		35		ns	
RETRANSMIT cycle time	t <sub>RTC</sub>	25		30		35		45		ns	
RETRANSMIT pulse width	t <sub>RT</sub>	15		20		25		35		ns	
RETRANSMIT recovery time	t <sub>RTR</sub>	10		10		10		12		ns	
RETRANSMIT setup time	t <sub>RTS</sub>	15		20		25		35		ns	
RESET to $\overline{AEF}$ , $\overline{EF}$ LOW	t <sub>EFL</sub>		25		30		35		45	ns	
RESET to $\overline{AFF}$ , $\overline{HF}$ , $\overline{FF}$ HIGH	t <sub>HFH</sub> , t <sub>FFH</sub>		25		30		35		45	ns	
READ LOW to $\overline{EF}$ LOW	t <sub>REF</sub>		20		20		25		30	ns	
READ HIGH to $\overline{FF}$ HIGH	t <sub>RFF</sub>		20		20		25		30	ns	
WRITE LOW to $\overline{FF}$ LOW	t <sub>WFF</sub>		20		20		25		30	ns	
WRITE HIGH to $\overline{EF}$ HIGH	t <sub>WEF</sub>		20		20		25		30	ns	
WRITE LOW to $\overline{HF}$ LOW	t <sub>WHF</sub>		25		30		35		45	ns	
READ HIGH to $\overline{HF}$ HIGH	t <sub>RHF</sub>		25		30		35		45	ns	
READ HIGH after $\overline{EF}$ HIGH	t <sub>RPE</sub>	15		20		25		35		ns	5
WRITE HIGH after $\overline{FF}$ HIGH	t <sub>WPF</sub>	15		20		25		35		ns	5
READ/WRITE to $\overline{XO}$ LOW	t <sub>XOL</sub>		20		20		25		35	ns	
READ/WRITE to $\overline{XO}$ HIGH	t <sub>XOH</sub>		20		20		25		35	ns	
$\overline{XI}$ pulse width	t <sub>XIP</sub>	15		20		25		35		ns	
$\overline{XI}$ setup time	t <sub>XIS</sub>	10		12		15		15		ns	
$\overline{XI}$ recovery time	t <sub>XIR</sub>	10		10		10		10		ns	

## NOTES

- All voltages referenced to V<sub>SS</sub> (GND).
- 3V for pulse width < 20ns.
- I<sub>CC</sub> is dependent on output loading and cycle rates.
- This parameter is sampled.
- Flow-through mode only.
- Pulse widths less than minimum are not allowed.

**AC TEST CONDITIONS**

Input pulse level .....	0 to 3.0V
Input rise and fall times .....	5ns
Input timing reference level .....	1.5V
Output reference level .....	1.5V
Output load .....	See Figure 2






Fig. 2  
OUTPUT LOAD EQUIVALENT

**RESET**




**FIFO**

**ASYNCHRONOUS READ AND WRITE**







EMPTY FLAG



FULL FLAG




HALF-FULL FLAG



DON'T CARE  
 UNDEFINED


FIFO

**EXPANSION MODE ( $\overline{X0}$ )**




**NOTE:**  $\overline{X0}$  of the Device 1 is connected to  $\overline{X1}$  of Device 2.

**EXPANSION MODE ( $\overline{X1}$ )**




**FIFO**


**RETRANSMIT**



**WRITE FLOW-THROUGH**



**READ FLOW-THROUGH**



 DON'T CARE  
 UNDEFINED

**FIFO**

# FIFO

# 2K x 9 FIFO

## WITH PROGRAMMABLE FLAGS

### FEATURES

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single +5V  $\pm 10\%$  supply
- Low power: 5mW typical (standby); 350mW typical (active)
- TTL compatible inputs and outputs
- Asynchronous READ and WRITE
- Two fully configurable Almost-Full and Almost-Empty Flags
- Programmable Half-Full Flag or Full/Empty Flag option eliminates external counter requirement
- Register loading via the input or output pins
- Auto-retransmit capability in SINGLE DEVICE mode
- Fully expandable by width and depth
- Pin and function compatible with standard FIFOs

### OPTIONS

- Timing
  - 15ns access time
  - 20ns access time
  - 25ns access time
  - 35ns access time

### MARKING

- |                       |      |
|-----------------------|------|
| • Timing              |      |
| 15ns access time      | -15  |
| 20ns access time      | -20  |
| 25ns access time      | -25  |
| 35ns access time      | -35  |
| • Packages            |      |
| Plastic DIP (300 mil) | None |
| Plastic DIP (600 mil) | W    |
| PLCC                  | EJ   |
| Plastic SOJ           | DJ   |


Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

### GENERAL DESCRIPTION

The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual-port, six-transistor memory cell with resistor loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information may be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates.


When not configured, the MT52C9022 defaults to a standard FIFO with empty (EF), full (FF) and half-full (HF) flag pins. The MT52C9022 can be configured for



programmable flags by loading the internal flag registers (as described under "Register Load Mode" on page 5-73). In configured mode, up to three flags are provided. The first two are the almost-empty flag (AEF) and the almost-full flag (AFF) with independently programmable offsets. The third one is either an HF or a full and empty (FE) flag, depending on the bit configuration of the registers. A retransmit pin allows data to be re-sent on the receiver's request when the FIFO is in the STAND ALONE mode.

The depth and/or width of the FIFO can be expanded by cascading multiple devices. The MT52C9022 is speed, function and pin compatible with lower density FIFOs from Micron.

**FUNCTIONAL BLOCK DIAGRAM**



**FIFO**

## PIN DESCRIPTIONS

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	$\overline{RS}$	Input	Reset: This pin is used to reset the device and load internal flag registers. During device reset, all internal pointers and registers are cleared.
2	1	$\overline{W}$	Input	Write: A LOW on this pin loads data into the device. The internal write pointer is incremented after the rising edge of the write input.
18	15	$\overline{R}$	Input	Read: A LOW on this pin puts the oldest valid data byte in the memory array on the output bus. The internal read pointer is incremented at the rising edge of the read signal. Outputs are in High-Z when this pin is HIGH.
8	7	$\overline{XI}$	Input	Expansion-In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out ( $\overline{XO}$ ) of the previous device in the daisy chain.
26	23	$\overline{FL/RT/DIR}$	Input	First Load/Retransmit/Direction: When in SINGLE DEVICE mode, this pin can be used to initiate a reread of the previously read data. When in REGISTER LOAD mode, the pin is used for register loading direction. When it is LOW, registers are loaded through the data output pins. When it is HIGH, registers are loaded through the data input pins. In DEPTH EXPANSION mode, this pin should be tied LOW if the device is the first one in the chain and tied HIGH if it is not the first one.
7, 6, 5, 4, 31, 30 29, 28, 3	6, 5, 4, 3, 27 26, 25, 24, 2	D1-D9	Input	Data Inputs: Data on these lines are stored in the memory array or flag registers during array WRITE or register programming, respectively.
24	21	$\overline{EF/AEF}$	Output	Empty Flag/Almost-Empty Flag: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is an Empty Flag output. When in CONFIGURED mode, it is an Almost-Empty Flag output. This pin is active LOW.
9	8	$\overline{FF/AFF}$	Output	Full Flag/Almost-Full Flags: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is a Full Flag output. When in CONFIGURED mode, it is an Almost-Full Flag output. This pin is active LOW.
23	20	$\overline{XO/HF/FE}$	Output	Expansion Out/Half Full/Full/Empty: This pin's function is determined by its operation mode. When in SINGLE DEVICE mode, this pin is either HF Flag or a Full/Empty Flag, depending on the state of the most significant bit of Almost-Full Flag Register. The pin is an $\overline{XO}$ output when the part is in DEPTH EXPANSION mode. This pin defaults to $\overline{XO/HF}$ in NONCONFIGURED mode.
10, 11, 13, 14 19, 20, 21, 22, 15	9, 10, 11, 12, 16 17, 18, 19, 13	Q1-Q9	I/O	Data Output: These pins may be used for data retrieval. The pins become inputs during register loading with DIR input HIGH. The outputs are disabled (High-Z) during device idle ( $\overline{R} = \text{HIGH}$ ).
32	28	Vcc	Supply	Power Supply: +5V ±10%
16	14	GND	Supply	Ground


  
**FIFO**

## FUNCTIONAL DESCRIPTION

The MT52C9022 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible-length FIFO buffer memory with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

**Note:** For multiple-function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing half-full flags, the  $\overline{XO}/HF/FE$  pin will be shown as  $(\overline{XO})/HF/(FE)$ .

## RESET

After  $V_{cc}$  is stable, Reset ( $\overline{RS}$ ) must be taken LOW with both  $\overline{R}$  and  $\overline{W}$  HIGH to initialize the read and write pointers and flags. This also clears all internal registers. During the reset pulse, the state of the  $\overline{XI}$  pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPANSION mode. The STAND ALONE mode is entered if  $\overline{XI}$  is tied LOW. If  $\overline{XI}$  is connected to  $\overline{XO}/(\overline{HF})$  of another FIFO, the DEPTH EXPANSION mode is selected.

## WRITING THE FIFO

Data is written into the FIFO when the write strobe ( $\overline{W}$ ) pin is taken LOW and if the FIFO is not full. The WRITE cycle is initiated by the falling edge of  $\overline{W}$ . Data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO,  $\overline{FF}$  will be asserted (LOW) after the falling edge of  $\overline{W}$ . While the  $\overline{FF}$  is asserted, all writes are inhibited and previously stored data are unaffected. The first WRITE to an empty FIFO will cause  $\overline{EF}$  to go HIGH after the rising edge of  $\overline{W}$ . When operating in the DEPTH EXPANSION mode, the last location write to a FIFO will cause  $\overline{XO}/(\overline{HF})$  to pulse LOW. This will enable writes to the next FIFO in the chain.

## READING THE FIFO

Information is read from the FIFO when the read strobe ( $\overline{R}$ ) pin is taken LOW and FIFO is not empty ( $\overline{EF}$  is HIGH). The data-out (Q1-Q9) pins will go active (Low-Z)  $^1RLZ$  after the falling edge of  $\overline{R}$ . Valid data will appear  $^1A$  after the falling edge of  $\overline{R}$ . After the last available data word is read,  $\overline{EF}$  will go LOW upon the falling edge of  $\overline{R}$ . While  $\overline{EF}$  is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is full and a READ is initiated, the  $\overline{FF}$  will go HIGH after the rising edge of  $\overline{R}$ . When operating in the expanded mode, the last location read from a FIFO will cause  $\overline{XO}/(\overline{HF})$  to pulse LOW. This will enable further reads from the next FIFO in the chain.

## RETRANSMIT

In the STAND ALONE mode, the MT52C9022 allows the receiving device to request that data just read from the FIFO be repeated, when less than 2047 writes have been performed between resets. When the  $(\overline{FL})/\overline{RT}/(DIR)$  pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may start reading the data from the beginning of the FIFO  $^1RTR$  after  $(\overline{FL})/\overline{RT}/(DIR)$  is taken HIGH. Some or all flags may be affected depending on the location of the read and write pointers before and after the retransmit.

## DATA FLOW-THROUGH

Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding  $\overline{W}$  LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITES are initiated from the rising edge of  $\overline{R}$ . When the FIFO is empty, a FLOW-THROUGH READ can be done by holding  $\overline{R}$  LOW and letting the next WRITE initiate the READ. Flow-through reads are initiated from the rising edge of  $\overline{W}$ , and access time is measured from the rising edge of the empty flag.




## REGISTER LOAD MODE

This mode of operation is used to reset the device and program the internal flag registers. This yields an almost full and an almost-empty flag (DIP package pins 8 and 21 respectively) and a half-full or  $\overline{F}/\overline{E}$  flag (DIP package pin 20).

Two 9-bit internal registers have been provided for flag configuration. One is the almost-full flag register (AFFR) and the other is the almost-empty flag register (AEFR). Bit configurations of the two registers are shown below.

### REGISTER SET FOR MT52C9022



Note that bits 0-7 are used for offset setting. The offset value ranges from 1 to 255 words. Each offset value corresponds to a 2-byte increment. This provides a maximum offset of 510 bytes.

Bits 6 and 7 are reserved for future offset expansion. Bit 8 of the AFFR is used for configuration of  $\overline{HF}/\overline{FE}$  pin. When this bit is set LOW, the  $\overline{HF}/\overline{FE}$  pin is configured as an  $\overline{HF}$  flag output. When it is set HIGH, the  $\overline{HF}/\overline{FE}$  is configured as an  $\overline{F}/\overline{E}$  flag output.

Bit 8 of the AEFR is used for reset locking. When this bit is set LOW, subsequent device RESET or REGISTER LOADING cycles reset the device. When the bit is programmed HIGH, subsequent RESET cycles are ignored. In this mode, the flag registers can be reconfigured without device reset. The part can be reset by cycling power to the device or by writing zero (0) into bit 8 of the AEFR register followed by a DEVICE RESET or REGISTER LOAD.

Flag registers are loaded by bringing  $\overline{RS}$  LOW followed by the  $\overline{R}$  input. The  $\overline{R}$  pin should be brought LOW  $\overline{RS}$  after the  $\overline{RS}$  becomes LOW. The registers may be loaded via the input pins or the output pins depending on the status of the DIR control input. Data is latched into the registers at the rising edge of the  $\overline{W}$  control pin. The first WRITE loads the AFFR while the second WRITE loads the AEFR. This loading order is fixed.

## BIDIRECTIONAL MODE

Applications requiring data buffering between two systems (each system capable of READ and WRITE operations) can be achieved by using two MT52C9022s. Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). Both depth expansion and width expansion may be used in this mode.

## FLAG TIMING

A total of three flag outputs are provided in either CONFIGURED or NONCONFIGURED mode. In the NONCONFIGURED mode, the three flags are  $\overline{HF}$  flag,  $\overline{EF}$  and  $\overline{FF}$ . The  $\overline{HF}$  flag goes active when more than half the FIFO is full. The flag goes inactive when the FIFO is half full or less.

The full and empty flags are asserted when the last byte is written to or read out of the FIFO, respectively. They are deasserted when the first byte is loaded into an empty FIFO or read out of a full FIFO, respectively. All three flag outputs are active LOW.

When the device is programmed, the  $\overline{AFF}$  and  $\overline{AEF}$  go active after a READ/WRITE cycle initiation of the location corresponding to the programmed offset value. For example, if the AEFR is programmed with a 10-byte offset (loading a Hex value of 05), the  $\overline{AEF}$  flag goes active while reading the 10th location before the FIFO is empty. The flag goes inactive when there are 10 or more bytes left in the FIFO. The assertion timing and deassertion timing of the  $\overline{AFF}$  are the same.

The third flag in the PROGRAM mode is either  $\overline{HF}$  or  $\overline{F}/\overline{E}$  flag depending on the state of the highest bit of the AFFR. If the device is programmed for  $\overline{HF}$  flag, it functions like the  $\overline{HF}$  flag in NONPROGRAMMED mode. If the device is configured for  $\overline{F}/\overline{E}$  flag, the pin will be active (LOW) when the FIFO is either empty or full. The condition of the FIFO is determined by the state of  $\overline{F}/\overline{E}$  together with states of  $\overline{AFF}$  and  $\overline{AEF}$  (example: if  $\overline{F}/\overline{E}$  is LOW and  $\overline{AFF}$  is LOW but  $\overline{AEF}$  is HIGH, the FIFO is full).



**TRUTH TABLE 1**  
SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION MODE

MODE	INPUTS			INTERNAL STATUS		OUTPUTS		
	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
RESET	0	X	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	X	X
READ/WRITE	1	1	0	Increment (1)	Increment (1)	X	X	X

**NOTE:** 1. Pointer will increment if flag is HIGH.

**TRUTH TABLE 2**  
DEPTH-EXPANSION/COMPOUND-EXPANSION MODE

MODE	INPUTS			INTERNAL STATUS		OUTPUTS	
	RS	FL	XI	Read Pointer	Write Pointer	EF	FF
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1
RESET All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
READ/WRITE	1	X	(1)	X	X	X	X

**NOTE:** 1. XI is connected to  $\overline{XO}$  of previous device.  
RS = Reset Input, FL/RT/DIR = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input, HF = Half-Full Flag Output.


  
FIFO



**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc supply relative to Vss ..... -0.5V to +7.0V  
 Operating Temperature T<sub>A</sub> (ambient) ..... 0°C to 70°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.0	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-0.5	0.8	V	1, 2

**DC ELECTRICAL CHARACTERISTICS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MAX				UNITS	NOTES
			-15	-20	-25	-35		
Power Supply Current: Operating	$\bar{W}, \bar{R} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I <sub>CC</sub>	140	130	120	100	mA	3
Power Supply Current: Standby	$\bar{W}, \bar{R} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC	I <sub>SB1</sub>	15	15	15	15	mA	
	$\bar{W}, \bar{R} \geq V_{CC} - 0.2; V_{CC} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2 V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2; f = 0	I <sub>SB2</sub>	5	5	5	5	mA	

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ Vcc	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ Vcc	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -2.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

**CAPACITANCE**

(V<sub>IN</sub> = 0V; V<sub>OUT</sub> = 0V)

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz Vcc = 5V	C <sub>I</sub>	8	pF	4
Output Capacitance		C <sub>O</sub>	8	pF	4

FIFO

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Applicable for configured and nonconfigured modes) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$ )

AC CHARACTERISTICS	PARAMETER	SYM	-15		-20		-25		-35		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>												
Shift frequency	$t^{\text{RF}}$		40		33.3		28.5		22.2	MHz		
READ cycle time	$t^{\text{RC}}$	25		30		35		45		ns		
Access time	$t^{\text{A}}$		15		20		25		35	ns	6	
READ recovery time	$t^{\text{RR}}$	10		10		10		10		ns		
READ pulse width	$t^{\text{RPW}}$	15		20		25		35		ns		
READ LOW to Low-Z	$t^{\text{RLZ}}$	5		5		5		5		ns	7	
READ HIGH to High-Z	$t^{\text{RHZ}}$		15		15		18		20	ns	7	
Data HOLD from $\bar{R}$ HIGH	$t^{\text{OH}}$	5		5		5		5		ns		
<b>WRITE Cycle</b>												
WRITE cycle time	$t^{\text{WC}}$	25		30		35		45		ns		
WRITE pulse width	$t^{\text{WPW}}$	15		20		25		35		ns	6	
WRITE recovery time	$t^{\text{WR}}$	10		10		10		10		ns		
WRITE HIGH to Low-Z	$t^{\text{WLZ}}$	5		5		5		5		ns	5, 7	
Data setup time	$t^{\text{DS}}$	10		12		15		18		ns		
Data hold time	$t^{\text{DH}}$	0		0		0		0		ns		
<b>RETRANSMIT Cycle</b>												
RETRANSMIT cycle time	$t^{\text{RTC}}$	25		30		35		45		ns		
RETRANSMIT pulse width	$t^{\text{RT}}$	15		20		25		35		ns		
RETRANSMIT recovery time	$t^{\text{RTR}}$	10		10		10		12		ns		
RETRANSMIT setup time	$t^{\text{RTS}}$	15		20		25		35		ns		
<b>RESET Cycle</b>												
RESET cycle time (no register programming)	$t^{\text{RSC}}$	25		30		35		45		ns		
RESET pulse width	$t^{\text{RSP}}$	15		20		25		35		ns	6	
RESET recovery time	$t^{\text{RSR}}$	10		10		10		10		ns		
$\bar{R}\bar{S}$ LOW to $\bar{R}$ LOW	$t^{\text{RS}}$	15		20		25		35		ns		
RESET and register programming cycle time	$t^{\text{RSPC}}$	85		100		115		145		ns		
$\bar{R}$ LOW to DIR valid (register load cycle)	$t^{\text{RDV}}$	5		5		5		5		ns		
$\bar{R}$ LOW to register load	$t^{\text{RW}}$	10		10		10		10		ns		
$\bar{W}$ HIGH to $\bar{R}\bar{S}$ LOW	$t^{\text{WRS}}$	0		0		0		0		ns		
$\bar{R}$ HIGH to $\bar{R}\bar{S}$ LOW	$t^{\text{RRS}}$	0		0		0		0		ns		

**FIFO**



**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Applicable for configured mode only) ( $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$ )

AC CHARACTERISTICS		-15		-20		-25		-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
<b>Expansion Mode Timing</b>											
R/W to X0 LOW	<sup>1</sup> XOL		20		20		25		35	ns	
R/W to X0 HIGH	<sup>1</sup> XOH		20		20		25		35	ns	
XI pulse width	<sup>1</sup> XIP	15		20		25		35		ns	
XI setup time to R/W	<sup>1</sup> XIS	10		12		15		15		ns	
XI recovery time	<sup>1</sup> XIR	10		10		10		10		ns	
<b>Flags Timing</b>											
W HIGH to Flags Valid	<sup>1</sup> WV		15		15		15		15	ns	
RS to AEF, EF LOW	<sup>1</sup> EFL		25		30		35		45	ns	
R LOW to EF LOW	<sup>1</sup> REF		20		20		25		30	ns	
W HIGH to EF HIGH	<sup>1</sup> WEF		20		20		25		30	ns	
R HIGH after EF HIGH	<sup>1</sup> RPE	15		20		25		35		ns	5
RS to AFF, HF, FF HIGH	<sup>1</sup> HFH, <sup>1</sup> FFH		25		30		35		45	ns	
R HIGH to FF HIGH	<sup>1</sup> RFH		15		20		25		30	ns	
W LOW to FF LOW	<sup>1</sup> WFF		20		20		25		30	ns	
W HIGH after FF HIGH	<sup>1</sup> WPF	15		20		25		35		ns	5
W LOW to HF LOW	<sup>1</sup> WHF		25		30		35		45	ns	
R HIGH to HF HIGH	<sup>1</sup> RHF		25		30		35		45	ns	
R HIGH to AFF HIGH	<sup>1</sup> RAFF		25		30		35		45	ns	
W LOW to AFF LOW	<sup>1</sup> WAFF		25		30		35		45	ns	
R LOW to AEF LOW	<sup>1</sup> RAEF		25		30		35		45	ns	
W HIGH to AEF HIGH	<sup>1</sup> WAEF		25		30		35		45	ns	

FIFO

**AC TEST CONDITIONS**

Input pulse level .....	0 to 3.0V
Input rise and fall times .....	5ns
Input timing reference level .....	1.5V
Output reference level .....	1.5V
Output load .....	See Figure 2





Figure 2  
OUTPUT LOAD EQUIVALENT

**NOTES**


1. All voltages referenced to Vss (GND).
2. -3V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Data flow-through data mode only.
6. Pulse widths less than minimum are not allowed.
7. Values guaranteed by design, not currently tested.
8. R and DIR signals must go inactive (HIGH) coincident with RS going inactive (HIGH).
9. DIR must become valid before W goes active (LOW).

**RESET**  
(WITH NO REGISTER PROGRAMMING)




**FIFO**


**ASYNCHRONOUS READ AND WRITE**




**EMPTY FLAG**



**FULL FLAG**




**HALF-FULL FLAG  
(FOR CONFIGURED AND NONCONFIGURED MODES)**



 DON'T CARE  
 UNDEFINED


**EXPANSION MODE ( $\overline{X0}$ )**




**FIFO**

**NOTE:** 1.  $\overline{X0}$  of the Device 1 is connected to  $\overline{X1}$  of Device 2.


**EXPANSION MODE ( $\overline{X1}$ )**




**RETRANSMIT**



**WRITE FLOW-THROUGH**




**READ FLOW-THROUGH**



 DON'T CARE  
 UNDEFINED


**FIFO**

**RESET/REGISTER PROGRAMMING CYCLE TIME 8, 9**




**FIFO**

**ALMOST-FULL FLAG (2-BYTE OFFSET)**



**ALMOST-EMPTY FLAG (10-BYTE OFFSET)**



**FIFO**

---

<b>STATIC RAMS .....</b>	<b>1</b>
<b>SYNCHRONOUS SRAMS.....</b>	<b>2</b>
<b>SRAM MODULES .....</b>	<b>3</b>
<b>CACHE DATA/LATCHED SRAMS .....</b>	<b>4</b>
<b>FIFO MEMORIES .....</b>	<b>5</b>
<b>APPLICATION/TECHNICAL NOTES .....</b>	<b>6</b>
<b>PRODUCT RELIABILITY .....</b>	<b>7</b>
<b>PACKAGE INFORMATION .....</b>	<b>8</b>
<b>SALES INFORMATION .....</b>	<b>9</b>

---

## APPLICATION/TECHNICAL NOTE SELECTION GUIDE

<b>Application/Technical Note</b>	<b>Title</b>	<b>Page</b>
TN-00-01	Moisture Absorption in Plastic Packages	6-1
TN-00-02	Micron Tape and Reel Procedures	6-3
TN-05-02	SRAM Bus Contention Design Considerations	6-9
TN-05-03	SRAM Capacitive Loading	6-13
TN-05-06	1 Meg Fast SRAM Typical Operating Curves	6-15
TN-05-07	256K Fast SRAM Typical Operating Curves	6-17
TN-05-08	64K Fast SRAM Typical Operating Curves	6-19
TN-05-12	128K x 8 SRAM Chip Enable Options	6-21
AN-56-01	MT56C0816 Cache Data SRAM Family	6-23

# TECHNICAL NOTE

# MOISTURE ABSORPTION IN PLASTIC PACKAGES

## INTRODUCTION

All plastic integrated circuit packages have a tendency to absorb moisture. This moisture can vaporize when subjected to the heat associated with solder reflow operations when surface-mounting the devices. Vaporization creates internal stresses that can cause the plastic molding compound to crack. Cracks in the package allow contamination to penetrate to the die and potentially reduce the reliability of the semiconductor device. The cracking process associated with surface-mountable devices is commonly referred to as the "popcorn effect."

Cracks in the plastic pose several reliability concerns. The moisture path to the die is shortened, allowing ion migration or corrosion to occur more readily. Minor cracks, that might not be harmful initially, could propagate with time, resulting in a longer-term functional failure in the field.

Since plastic packages absorb moisture, care must be taken to prevent exposure for any long period prior to surface-mounting the devices on the printed circuit board. If exposed to excessive moisture, the devices should be baked to remove moisture prior to solder reflow operations.

This technical note describes the shipping procedures that ensure Micron customers will receive memory devices that do not exhibit the "popcorn effect." It also discusses Micron's recommendations for baking the devices if they are exposed to excessive moisture.

## ABSORPTION CHARACTERISTICS

Micron's extensive testing empirically characterizes the moisture absorption characteristics of plastic packages. As the plastic takes on moisture, the weight of the device increases. Micron employs a standard procedure for weighing the device before and after it is exposed to moisture. We calculate the percentage of weight gain to determine the relative efficiency of different packaging techniques used for shipping devices.

## MICRON PROCEDURES

Micron has eliminated any chance of having "popcorn" failures with surface-mount packages by shipping all of our surface-mount devices in sealed bags containing a desiccant. Devices stored in these bags show no measurable weight gain when subjected to a high humidity environment for long time periods.

## DEVICE STORAGE

To prevent device failure due to the "popcorn effect," store plastic surface-mount packages carefully before PCB assembly. Micron has run tests on devices that have been exposed to 50 percent humidity outside of their shipping containers for time intervals from six months to one year and no failures have been recorded.

Any concerns about the moisture absorption can be eliminated by storing the devices in Micron's shipping bags. We designed these containers to prevent the passage of water vapor for long periods of time.

## DEVICE BAKING

If devices have been removed from their shipping containers and exposed to high levels of moisture, Micron recommends a device bake-out procedure be performed before surface mounting. This bake-out may be accomplished by placing the parts in a tray and baking in an oven for 160 hours at 40° C. Any moisture is driven out of the devices during the exposure to the heat.

Moisture may be removed faster by baking at 100° C for 24 hours.

## SUMMARY

1. All plastic packages absorb moisture when exposed to high levels of humidity for long time intervals.
2. Micron devices have not exhibited any "popcorn effect" when exposed to 50 percent humidity for long time periods.
3. Micron ships all surface-mount packages in containers that prevent absorption of moisture.
4. If devices have been removed from their shipping containers and exposed to excessive moisture, they should be baked before being surface-mounted.

## REFERENCES

"Moisture Absorption and Mechanical Performance of Surface Mountable Plastic Packages": Bhattacharyya, B. K. : et. al. : 1988 Proceedings of the 38th Electronics Components Conference.

"Analysis of Package Cracking During Reflow Soldering Process": Kitano, M., et. al. : 26th Annual Proceeding, Reliability Physics, 1988.

"Moisture Induced Package Cracking in Plastic Encapsulated Surface Mounted Components During Solder Reflow Process": Lin, R., et. al. : 26th Annual Proceeding, Reliability Physics, 1988.

**NEW ■ APPLICATION/TECHNICAL NOTE**

# TECHNICAL NOTE

# TAPE AND REEL PROCEDURES


## GENERAL DESCRIPTION

Tape and reel is becoming the packaging and shipment method of choice for Micron's surface-mounted memory devices. Tape and reel minimizes the handling of components by directly interfacing with automatic pick-and-place machines.


Micron supports the Electronic Industries Association's (EIA) standardization of tape and reel specifications number 481A. The intent of this technical note is to describe Micron's status in support of the EIA standard.

**Table 1**  
**MICRON TAPE SIZES AND DEVICES PER REEL**


COMPONENT	TAPE WIDTH (W) mm	PITCH (P) mm	DEVICES PER 13-INCH REEL
PLCC			
18 Pin	24	12	1,000
52 Pin	32	16	500
SOJ (300 mil)			
20/26 Pin	24	12	1,000
24 Pin	24	12	1,000
28 Pin	24	12	1,000
SOJ (400 mil)			
28 Pin	32	16	500
32 Pin	44	16	500
40 Pin	44	16	500



**Figure 1**  
**REEL**




**Figure 2**  
**BENDING RADIUS**



Allowable camber to be 1mm/100mm nonaccumulative over 250mm.

**Figure 3**  
**CAMBER (TOP VIEW)**

**NEW**  
**APPLICATION/TECHNICAL NOTE**



**Figure 4**  
**EMBOSSED CARRIER DIMENSIONS**  
(24mm Tape Only)

**Table 2**  
**24mm EMBOSSED TAPE DIMENSIONS<sup>3</sup>**

TAPE SIZE	D	E	P0	t (MAX)	A0, B0, K0
24mm	1.5 <sup>+0.10</sup> <sub>-0.00</sub> (0.59) <sup>+0.004</sup> <sub>-0.000</sub>	1.75 (0.069 ±0.004)	4 (0.157 ±0.004)	0.400 (0.16)	NOTE 1


TAPE SIZE	B1 (MAX)	D1 (MIN)	F	K (MAX)	P2	R (MIN)	W
24mm	20.1 (0.791)	1.5 (0.059)	11.5 ±0.10 (0.453 ±0.004)	6.5 (0.256)	2 ±0.10 (0.079 ±0.004)	50 (1.969)	24 ±0.30 (0.945 ±0.012)

TAPE SIZE	P					
	4 ±0.10 (0.157 ±0.004)	8 ±0.10 (0.315 ±0.004)	12 ±0.10 (0.472 ±0.004)	16 ±0.10 (0.630 ±0.004)	20 ±0.10 (0.787 ±0.004)	24 ±0.10 (0.945 ±0.004)
24mm			x	x	x	x


- NOTE:**
1. A0, B0 and K0 are determined by component size. The clearance between the component and the cavity must be within 0.05 (0.002) MIN to 1.00 (0.039) MAX for 24mm tape. The component cannot rotate more than 20° within the determined cavity.
  2. Tape and components shall pass around radius "R" without damage.
  3. All dimensions in millimeters (inches).

**NEW APPLICATION/TECHNICAL NOTE**

B1 is for machine reference only, including draft and radii concentric around B0



**Figure 5**  
**EMBOSSED CARRIER DIMENSIONS**  
(32 and 44mm Tape Only)



**Figure 6**  
**DETAIL ELONGATED HOLE**

**NEW APPLICATION/TECHNICAL NOTE**

**Table 3**  
**32 AND 44mm EMBOSSED TAPE<sup>3</sup>**

TAPE SIZE	D	D1 (MIN)	E	K (MAX)	P0	t (MAX)	A0, B0, K0
32 and 44mm	1.5 <sup>+0.10</sup> / <sub>+0.00</sub> (0.059) <sup>+0.004</sup> / <sub>+0.000</sub>	2 (0.079)	1.75 ±0.10 (0.069 ±0.004)	10 (0.394)	4 ±0.10 (0.156 ±0.004)	0.500 (0.20)	NOTE 1

TAPE SIZE	B1 (MAX)	F	P2	S	W	R (MIN)
32mm	23 (0.906)	14.2 ±0.10 (0.559 ±0.004)	2 ±0.10 (0.079 ±0.004)	28.4 ±0.10 (1.118 ±0.004)	32 ±0.30 (1.26 ±0.012)	50 (1.973)
44mm	35 (1.378)	20.2 ±0.15 (0.795 ±0.006)	2 ±0.15 (0.079 ±0.006)	40.4 ±0.10 (1.591 ±0.004)	44.8 ±0.30 (1.732 ±0.12)	50 (1.973)

TAPE SIZE	P							
	16 ±0.10 (0.630 ±0.004)	20 ±0.10 (0.787 ±0.004)	24 ±0.10 (0.945 ±0.004)	28 ±0.10 (1.102 ±0.004)	32 ±0.10 (1.26 ±0.004)	36 ±0.10 (1.417 ±0.004)	40 ±0.10 (1.575 ±0.004)	44 ±0.10 (1.732 ±0.004)
32mm	x	x	x	x	x			
44mm			x	x	x	x	x	x

- NOTE:**
1. A0, B0 and K0 are determined by component size. The clearance between the component and the cavity must be within 0.05 (0.002) MIN to 1.00 (0.039) MAX for 24mm tape. The component cannot rotate more than 20° within the determined cavity.
  2. Tape and components shall pass around radius "R" without damage.
  3. All dimensions in millimeters (inches).

**NEW APPLICATION/TECHNICAL NOTE**



# TECHNICAL NOTE

# SRAM BUS CONTENTION DESIGN CONSIDERATIONS

## INTRODUCTION


High-speed SRAM memory systems normally share a common data bus with other memory devices, processors and memory management or caching devices. All of these devices are required to control data bus at one time or another. Turning off a device that is driving the bus before a new device takes control of the bus can be a difficult design problem when these systems are operating at minimum cycle times.

When two or more devices are driving the bus at the same time, a conflict known as "bus contention" occurs. This technical note discusses bus contention design issues and points out features in the design of Micron's fast SRAMs to help minimize bus contention problems.


## BUS CONTENTION EFFECTS

System-design problems caused by bus contention are difficult to analyze. The effects are transient, normally not longer than 5ns. The most visible result of bus contention is observed as noise on power-supply lines and data lines connecting the contending devices. While these conflicts are not destructive, they potentially reduce long-term system reliability. However, in most cases, they do not affect system performance when all the active components are MOS.

MOS devices are inherently self-current limiting. As the current through a MOS transistor increases, the transistor heats up and its gain decreases. Bipolar transistors have the opposite behavior. When a bipolar transistor's temperature



**Figure 1**  
**BLOCK DIAGRAM OF A CACHE MEMORY SYSTEM**



**Figure 2**  
**BUS CONTENTION CURRENT PATH**

is elevated, the gain of the device increases, making it possible for the current through the transistor to increase to a destructive level. This phenomenon is known as "thermal runaway." If CMOS SRAMs share any data lines with bipolar or BiCMOS output devices, the system should be designed to eliminate any possibility of bus contention.

Figure 2 is a schematic diagram of two contending SRAM output buffers. A high current path has been created by two SRAM output buffers. The current is flowing between the "on" transistor connected to Vcc in the buffer on the left and the transistor connected to ground in the buffer on the right.

### SRAM SPECIFICATIONS


The critical parameters for calculating the amount of bus contention for a high-speed SRAM system design is the time it takes for a device to go to Low impedance (logic 1 or 0) on its output versus the time required for a contending output to go to high impedance. A typical SRAM has three control signals; chip enable (CE), write enable (WE) and output enable (OE).  $t_{LZCE}$ ,  $t_{LZWE}$  and  $t_{LZOE}$  are the times it takes for the outputs to become active or low impedance upon the assertion of CE, WE and OE.  $t_{HZCE}$ ,  $t_{HZWE}$  and  $t_{HZOE}$  are the times required for the outputs

to become inactive or high impedance after CE, WE and OE are removed. These times are shown in the READ and WRITE cycle timing diagram (Figure 3). A preliminary review of a fast SRAM data sheet would imply that the worst case for bus contention could be calculated from the equation:

$$t^C = t_{HZ} (\text{MAX}) - t_{LZ} (\text{MIN})$$

where  $t^C$  is equal to the bus-contention overlap time. For an output enable change in an SRAM rated at 20ns access time,  $t_{HZ} = 7\text{ns}$  and  $t_{LZ} = 2\text{ns}$ ; therefore  $t^C = 5\text{ns}$ . If this calculation is correct, there would be a serious bus contention problem. Thus, for a system running with a 20ns cycle, almost 25 percent of the total cycle would be lost to bus contention and there would be a large increase in power dissipation in the output buffers.

Happily, the previous analysis is not valid because  $t_{HZ}$  maximum occurs at completely different test conditions than  $t_{LZ}$  minimum.  $t_{HZ}$  maximum is worst-case at the highest operating temperature and the lowest power-supply voltage. On a commercial data sheet, this would be at 70°C and 4.5V.  $t_{LZ}$  minimum is specified at the lowest operating



**Figure 3**  
**READ AND WRITE CYCLE TIMING**

temperature and the highest voltage. Again, on the commercial data sheet, this would be  $0^{\circ}\text{C}$  and 5.5V. It is not possible for two SRAMs on the same board to be at such diverse temperatures and voltages. In a "real world" system — that is, one with an equal operating environment for temperature and power supply voltage —  $t_{HZ} - t_{LZ}$  is approximately 0.2ns.

Futhermore, Micron fast SRAMs have been designed to insure the outputs always turn off faster than they turn

on when operating at the same voltage and temperature:  $t_{HZ} < t_{LZ}$ . Since the devices will normally be mounted on the same board, the bus contention associated with the SRAM control signals has been minimized.

Care must be taken when mutiple vendors' SRAMs share the bus. An analysis of the output turn-off time must be done under the same operating and temperature conditions to insure that bus contention between the devices is minimized.

■ **APPLICATION/TECHNICAL NOTE**

# TECHNICAL NOTE

# SRAM CAPACITIVE LOADING

## INTRODUCTION

Many high-speed 16-bit and 32-bit microprocessor systems require fast SRAMs. SRAMs are used either in main memory or caching subsystems. In either case, the SRAMs are typically required to interface with a system bus that is shared by one or more microprocessors, several I/O devices and other types of memory (ROM, EPROM, etc.).

Even though transceivers and/or buffers interface with the actual bus, SRAMs are typically required to drive loads larger than what is specified in the data sheet timing parameters. Hence, the access time must be derated to reflect the actual performance of the SRAM under these circumstances.

## SIMILARITY BETWEEN SRAM FAMILIES

Micron's 16K, 64K, 256K and 1 Meg SRAM families all have the same size output transistors and output architecture. Hence, all devices will have the same drive characteristics. The actual data presented in this technical note are derived from the 256K SRAM family.

## COMPARISON OF DEVICES

Figure 1 compares the effects of capacitive loading on the Micron SRAM family with SRAMs from a typical memory supplier and discrete CMOS logic, designed to drive heavy loads. The graph illustrates the additional access time required to drive various capacitive loads.

As expected, the Micron SRAM family does not drive heavy loads as well as the discrete CMOS logic, but does drive faster than the typical SRAM from other suppliers.

The graph line which represents the Micron SRAM family is based on data gathered on the Micron 256K SRAM. Access time measurements were taken with the SRAM subjected to various capacitive loads. In the range covered, the change in access time was seen to be a linear function of the capacitive load. The following equation may be used to determine the access time required for a specific load.

$$T_{AA}(\text{actual}) = T_{AA}(\text{data sheet}) + T_{AA}(\text{additional})$$


$$T_{AA}(\text{additional}) (\text{ns}) = .022 (\text{ns/pF}) C_a$$

This applies where  $C_a$  is the additional capacitive load expressed in picofarads (pF). For example, the access time needed for a 100pF total capacitive load is:

$$\begin{aligned} T_{AA}(\text{actual}) &= 20\text{ns} + T_{AA}(\text{additional}) = \\ &= 20\text{ns} + .022 * (\text{total load} - \text{rated load}) = \\ &= 20\text{ns} + .022\text{ns/pF} * (100\text{pF} - 30\text{pF}) = \\ &= 20\text{ns} + 1.5\text{ns} = 21.5\text{ns} \end{aligned}$$

## SUMMARY

The SRAM timing specifications of all major vendors are based upon an industry standard capacitive load of 30pF. In most applications, the SRAMs are required to drive much larger capacitive loads. In addition, today's designs are implemented around higher frequencies. This requires the system timing to be more precise; hence, loading becomes a more important issue. Understanding how the SRAM will perform under specific loading conditions may result in a more reliable design.



**Figure 1**  
**INCREASED ACCESS TIME vs.**  
**ADDITIONAL OUTPUT LOADING**






**APPLICATION/TECHNICAL NOTE**







# TECHNICAL NOTE

# 1 MEG FAST SRAM TYPICAL OPERATING CURVES

## INTRODUCTION

These curves represent the typical operating characteristics of Micron's 1 Meg, 25ns SRAM. They may be used to calculate the typical operating parameters of a memory system. For worst-case design limits, the system designer should refer to the individual data sheets in the SRAM section of this data book.
















# TECHNICAL NOTE

## 256K FAST SRAM TYPICAL OPERATING CURVES

### INTRODUCTION

These curves represent the typical operating characteristics of Micron's 256K, 20ns SRAM. They may be used to calculate the typical operating parameters of a memory system. For worst-case design limits, the system designer should refer to the individual data sheets in the SRAM section of this data book.
















# TECHNICAL NOTE

# 64K FAST SRAM TYPICAL OPERATING CURVES

## INTRODUCTION

These curves represent the typical operating characteristics of Micron's 64K, 12ns SRAM. They may be used to calculate the typical operating parameters of a memory system. For worst-case design limits, the system designer should refer to the individual data sheets in the SRAM section of this data book.





APPLICATION/TECHNICAL NOTE

# TECHNICAL NOTE

# 128K x 8 SRAM CHIP ENABLE OPTIONS

## INTRODUCTION

There are two standard pin configurations for the 128K x 8 SRAM. One version has a single chip enable ( $\overline{CE}$ ), Figure 1. The other has two chip enables,  $\overline{CE1}$  and CE2, Figure 2. These two configurations result from the original JEDEC Standard No. 21-C, page 3.7.5-11, that allows pin 30 (CE2) to be either a chip enable or a no connect (NC).

This technical note describes a method for designing a system to accept either part for a single chip enable system. It also shows the advantages of using the dual chip enable version to eliminate decoder logic in larger memory system designs.

Micron produces both versions of the 128K x 8 SRAM. The MT5C1008 has two chip enables and the MT5C1009 has one chip enable. The single chip enable version is usually used to replace modules in existing designs.

## PC BOARD DESIGN CONSIDERATIONS

When a printed circuit board is designed for a one chip enable application, it is possible to wire the board so it can use both the single chip enable and the dual chip enable 128K x 8 SRAMs. To allow the PC board to accept either SRAM, pin 30 must be connected to Vcc. For a dual chip enable SRAM, CE2 is always asserted since it is wired directly to Vcc. This allows the device to be controlled by  $\overline{CE1}$ .

The single chip enable device has a NC on pin 30. Vcc wired to this pin does not affect the operation of the SRAM in any way.

## TWO CHIP ENABLE DESIGNS

The MT5C1008 with dual chip enables can be used to increase memory depth without adding additional logic gates. An example of this design technique is shown in Figure 3. Two MT5C1008 devices are connected together to form a 256K x 8 memory without using any "glue logic."

If a single chip enable device is used in this design, an inverter would be needed on the A17 address line between the two devices. The addition of this inverter adds a gate delay directly in the access time path of the memory system. This also adds 4 to 8ns to the access time of the SRAMs.

On the dual chip enable device, one enable is asserted when the input is LOW ( $\overline{CE1}$ ) and the other chip enable (CE2) is asserted when the input is HIGH. This allows the system designer to wire directly from an address to the SRAMs without adding an inverter.

### PIN ASSIGNMENT (Top View)

NC	1	32	Vcc
A16	2	31	A15
A14	3	30	CE2
A12	4	29	$\overline{WE}$
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	$\overline{CE}$
A2	10	23	A10
A1	11	22	$\overline{CE1}$
A0	12	21	DQ8
DQ1	13	20	DQ7
DQ2	14	19	DQ6
DQ3	15	18	DQ5
Vss	16	17	DQ4

**Figure 1**  
**MT5C1008**


NC	1	32	Vcc
A16	2	31	A15
A14	3	30	NC
A12	4	29	$\overline{WE}$
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	$\overline{CE}$
A2	10	23	A10
A1	11	22	$\overline{CE}$
A0	12	21	DQ8
DQ1	13	20	DQ7
DQ2	14	19	DQ6
DQ3	15	18	DQ5
Vss	16	17	DQ4

**Figure 2**  
**MT5C1009**

As shown in Figure 3,  $\overline{CE1}$  is connected to ground on the first SRAM and CE2 is connected to Vcc on the second SRAM. The input/output pins from both SRAMs are wired together to form a high-speed 256K x 8 SRAM system.

## SUMMARY

Micron produces two versions of the 128K x 8 SRAM. The MT5C1008 has two chip enables and the MT5C1009 has one chip enable. In new designs, the MT5C1008 optimizes system performance at a lower cost. The MT5C1009 reduces power and cost and improves reliability of systems designed with 128K x 8 SRAM modules.



**Figure 3**  
**256K x 8 SRAM SYSTEM**

APPLICATION/TECHNICAL NOTE

# APPLICATION NOTE

# MT56C0816 CACHE DATA SRAM FAMILY

## INTRODUCTION

The Micron MT56C0816 Cache Data SRAM family was developed in response to a need for compact cache subsystems for the Intel™ 80386 microprocessor. Applications using the 80386 demand maximum performance, and DRAM technology cannot meet the fast access times required for zero-wait-state operation. Statistics show that a small cache subsystem allows the majority of 80386 memory accesses to be completed within the 80386 cycle time. This eliminates the need for wait states<sup>1</sup> to be added to the memory cycle, allowing the 80386 to operate at its maximum performance level. The cache can be designed using fast commodity SRAMs.

However, the Micron Cache Data SRAM allows cache subsystem designs requiring less space, using less power and offering greater reliability than the fast SRAM implementation. Design and debug times are also reduced, because the Micron MT56C0816 is designed to connect directly to off-the-shelf 80386 cache controllers.

This application note explores why caching is needed. It then discusses how a cache subsystem works, what influences the performance of the cache, and how different cache organizations and architectures compare.

In addition, this application note looks at the most popular off-the-shelf controllers available to implement a cache subsystem. It compares several fast SRAM and cache data SRAM implementations with those controllers. Finally, a summary of the cache data SRAM advantages is shown.


## BACKGROUND

Microprocessors have typically interfaced directly to DRAM (dynamic random-access memory) main memory due to their relatively slow clock speeds and multiple clock instruction cycles. But over the past few years, complex-instruction-set computer (CISC) microprocessors have driven the clock frequencies into the 20, 25 and 33 megahertz (MHz) range. The two most dominant CISC architectures are the 80X86 and 680X0. The number of clock cycles needed to execute a specific instruction has steadily decreased and is now approaching a single clock cycle for many instructions.

The introduction of reduced-instruction-set computer (RISC) architectures has fueled the quest for higher clock frequencies and reduced clock cycles for each instruction executed. Some of the predominant RISC architectures include SPARC™, 80960, R3000, 29000 and 88000. RISC

## MT56C0816 PIN ASSIGNMENT (Top View)

**52-Pin PLCC**  
**52-Pin PQFP**



architectures requiring the absolute minimum number of clock cycles for each instruction are not only approaching single clock execution, but in some cases are able to sustain multiple instruction execution in a single clock cycle. CISC microprocessors are not far behind, and the competition between the CISC and RISC camps is driving processor designers to continuously reach for maximum performance.

This new era of performance is placing heavy demands on memory subsystems that heretofore have been able to

<sup>1</sup> Wait states are one or more additional processor clock cycles added to the memory access cycle. These extra clock cycles keep the processor idling while memory has time to respond to the memory request. For a given processor's clock speed, the number of wait states needed to complete a memory access is directly related to how fast the memory can respond to a read or write request initiated by the microprocessor.

For example, the 80386 can complete a memory cycle in two clock periods. With a 25 MHz processor, this allows 80ns for the processor to output its address to the memory array. It also provides time for the decode circuitry to supply the necessary signals to the memory and enables the memory to respond once it has received the necessary signals. In typical applications, the speed of the memory array that is needed to avoid any wait states is 35ns.

**APPLICATION/TECHNICAL NOTE**

keep pace. For example, an 80386 processor operating at 25 MHz requires a memory access time of close to 40ns if it is to operate at maximum performance (meaning no wait states):

$$2 \times \text{clock cycle time} - \text{address delay} - \text{data setup} - \text{decode logic and buffer delay} = (2 * 40) - 21 - 7 - 10 = 42\text{ns}$$

Current DRAM access speeds are in the 70ns to 80ns access range. Even with faster access techniques such as FAST PAGE and STATIC COLUMN modes, the DRAM access time is not sufficient to meet zero-wait-state access times.

The alternative to adding wait states to the system and thus degrading performance is to design a system architecture that makes the memory appear faster to the CPU. Approaches that have been implemented include organizing the DRAM in multiple banks, adding some fast SRAM for specific code and data or caching.

The use of a cache is applicable in high-end systems as well as cost-conscious, medium-performance systems. At the high end, where the goal is to maximize performance on every processor cycle, the only alternative to cache is the use of very fast SRAMs as the main memory to achieve zero-wait-state performance. This is a very expensive solution.

The medium performance systems must constantly balance performance and cost. A small cache in these systems can achieve much higher performance with a relatively small, incremental cost.


## CACHE OVERVIEW

### WHAT IS A CACHE

A cache is small, fast, local storage for frequently accessed code and data. It consists of high-speed memory (usually SRAM) that resides between the CPU and the main memory (usually DRAM) in a processor system. Figure 1 illustrates a typical block diagram of an 80386-based cache system.

The cache increases the effective speed of the main memory by responding quickly with a copy of the most frequently used items in main memory. The cache control logic checks the address of each memory access and, if it is present in the cache, allows the cache to respond instead of main memory. Accesses to the cache are much faster (typically zero wait states) than accesses to main memory. The more accesses that are made to the cache, the better the overall system performance. Hence the goal in designing a cache is to maximize accesses to the cache (known as the cache hit rate).

**APPLICATION/TECHNICAL NOTE**



**Figure 1**  
**TYPICAL 80386-BASED CACHE SYSTEM**

**WHY A CACHE WORKS**

The theory of a cache is based on two attributes of computer programs: temporal locality and spacial locality. Temporal locality (locality of time) is an attribute exhibited by computer programs where the same addressed code and data are used repeatedly in a short time. This behavior is typified by program loops, a very prevalent programming structure. Spacial locality (locality of place) is a computer program attribute in which the next needed information is found near the information that was just accessed. This occurs in most programs since related data are stored together (data tables, arrays, etc.) and instructions (code) are typically executed in sequence.

In a cache design, main memory may be thought of as a collection of many small, uniform segments. The cache contains a copy of one or more of these small memory segments that have been used recently. When the processor executes a read from main memory, the cache control determines if that address is contained in one of the small memory segments that are currently resident in the cache memory. If so, the access is completed by the cache. If not, the access is completed by main memory and the memory segment that has just been accessed is placed into the cache for future use. The attribute of spacial locality implies that the information needed next will also be found in the same

memory segment just accessed, which is now located in the cache. The attribute of temporal locality implies that the memory location, just accessed, will be used again in the near future.

**PERFORMANCE FACTORS**

The performance of the cache (and hence the system) is measured by the cache hit rate, which is the percentage of successful cache accesses. The cache hit rate is determined by specific demands of software being executed and by cache-management policies.

The design factors that influence cache hit rate are: total cache memory size, cache memory organization (associativity), and cache transfer block size. These factors are all interrelated and each needs attention to obtain the optimum cost-effective result. Each factor presents trade-offs of performance, complexity and cost. One factor may be decreased for cost reasons while another may be increased to improve performance. The same or better hit rate may still be obtained. However, the complexity might be increased also. The cache designer must carefully weigh each factor to achieve the best overall cost/performance/complexity ratio. Table 1 compares the cache hit rate of several cache sizes with varying associativity and line sizes.

**Table 1**

CACHE HIT RATES			
CACHE CONFIGURATION			LINE SIZE (BYTES)
HIT RATE (%)*	SIZE (KB)	ASSOCIATIVITY	
41	1	Direct	4
73	8	Direct	4
81	16	Direct	4
86	32	Direct	4
87	32	Two-way	4
88	64	Direct	4
89	64	Two-way	4
89	64	Four-way	4
89	128	Direct	4
89	128	Two-way	4
91	32	Direct	8
92	64	Direct	8
93	64	Two-way	8
93	128	Direct	8

\* Rounded to the nearest whole percent.

**COHERENCY**

Since the cache is a temporary buffer for a section of main memory, the cache designer must take into consideration how to keep the data consistent between main memory and the cache. This is called cache coherency.

There are instances when an address in the cache might not contain the same information as the same address in main memory. One such situation occurs during a write cycle, where a cache data element is updated to a new value. Now the address in main memory and the same address in the cache have two different values, with the cache containing the newest value. The main memory needs to be updated to contain the same information. This is controlled by the write policy of the cache.

Another such instance occurs when another processor writes information to a main memory address that is also located in the cache. This situation is handled by "snooping". Snooping occurs when the main memory bus is always watched by the cache logic. If a write occurs to a main memory address identical to a cached address, that cache address is marked invalid. This guarantees that if that address is accessed, it will be updated as main memory is accessed for the requested data.


There are two types of cache write policies: write-through and copy-back. A write-through cache will write to both main memory and the cache on each write cycle whenever the addressed location is found to be resident in the cache.

**APPLICATION/TECHNICAL NOTE**


This ensures that the cache and main memory are always coherent, but it requires more main memory accesses, thus increasing bus usage. This also decreases performance due to the large amount of accesses to slower main memory. The main memory accesses may be made more efficient with the addition of write buffers, but this also adds significant complexity and coherency problems in the buffers.

The copy-back policy writes only to the cache, if the address location is present (cache hit), and allows the CPU to proceed. This allows maximum system performance.

However, the main memory still needs to be updated. The update of main memory occurs when the line that contains the write address in the cache is replaced by a new line. Main memory write updates occur far less often than the update policy of a write-through design. The copy-back policy also has its drawbacks. Instead of only replacing the data element (possibly one byte) that was written, all the bytes in the line are replaced. This may be as many as four, eight, 16 or more. This can result in a large time penalty when a copy-back occurs.



**DIRECT-MAPPED BLOCK DIAGRAM**



**TWO-WAY-SET BLOCK DIAGRAM**

**Figure 2**

**APPLICATION/TECHNICAL NOTE**

## CACHE CONTROLLERS

It quickly becomes apparent that all variables in cache design are interrelated and all have trade-offs. For most designs, especially those in the micro arena, caching represents a new realm. Unfortunately, designing a cache from scratch can add an enormous amount of time to the design. Fortunately, several companies have designed off-the-shelf cache controllers, which take into consideration all the trade-offs and performance factors. These controllers meet the majority of the needs of the 80386 cache market.

The three most popular 80386 cache controllers — Intel's 82385, Austek's A38202 and Chips & Technologies' 82C307 and Peak™ — were designed to interface with standard SRAMs as well as additional address latches and possible transceivers.

### DIRECT-MAPPED VERSUS TWO-WAY-SET IMPLEMENTATION

The use of an off-the-shelf cache controller eliminates most of the decisions that would occur in a discrete design. The trade-offs that have been made include line size, write update policy, and in some cases, even the cache size and associativity. The majority of controllers allow the user to configure only the associativity (direct or two-way set) and the cache size. The controllers support, without additional logic, both the TWO-WAY-SET ASSOCIATIVE and DIRECT-MAPPED modes.

The trade-off between DIRECT-MAPPED and TWO-WAY-SET ASSOCIATIVE modes is typically one of increased hit rate versus added complexity. Since the controllers have integrated the complexity, it might seem that the only logical choice is to use the TWO-WAY-SET ASSOCIATIVE mode. Assuming a 32 kilobyte (KB) cache, the direct mode will require four 8K x 8 SRAMs (one bank of 8K x 32 bits) while two-way mode will require 16 4K x 4 SRAMs (two banks of 4K x 32 bits). Figure 2 contains typical block diagrams illustrating implementations of direct-mapped and two-way-set designs.

The trade-off, then, is in the additional SRAMs for two-way set. This is reflected as incremental cost, power and board space needed to achieve the higher hit rate obtained over the direct-mapped implementation. For the 32KB cache size, the additional hit rate of the two-way-set implementation makes it the best choice if the board space is available. In the medium-to-high-end performance market, the extra performance (see Table 1) delivered by the two-way-set design is worth the extra cost.

Table 2 compares the board real estate and power requirements of each configuration. The two-way-set implementation requires eight 74F245 transceivers to control the flow of data between each bank and the common data bus. Figure 3 illustrates the board space requirements of each implementation.

The assumptions used for the board space comparison were .050 inch chip-to-chip spacing and .050 inch outside border around the circuitry. The power comparison is based on a 25 MHz design assuming 10ns decoding delay. This gives the following equation for the cache 8K x 8 SRAM access time:

$$\begin{aligned} \text{Cache SRAM available access time} &= 4 * 386\text{CLK2} \\ &- 386 \text{ address delay} - 386 \text{ ready setup} - \text{SRAM enable} \\ &\text{decode} - 74\text{F373 delay} = (4 * 20\text{ns}) - 21\text{ns} - 9\text{ns} - 10\text{ns} \\ &- 9\text{ns} = 31\text{ns}. \end{aligned}$$


The 8K x 8 configuration would require SRAMs with an access time of 25ns. For the two-way-set configuration, an additional 6ns must be subtracted for the delay through the 74F245 transceivers. This barely provides 25ns for the 4K x 4 SRAM access time in this latter implementation. Any other delays that exist in the data access path must also be taken into consideration. In the case of the 4K x 4 SRAMs, a 20ns part will probably be required.

**Table 2**


32KB CACHE CONFIGURATION COMPARISON				
CONFIGURATION	SRAM	# SRAMs	AREA (in <sup>2</sup> )	POWER (W)
Direct-Mapped	8K x 8	4	3.23	2.75
Two-Way-Set	4K x 4	16	10.57	10.55*

\* The 4K x 4 configuration incorporates two banks of eight SRAMs each. One bank is active, while the other is in standby mode. This fact was used in the power calculations.

**APPLICATION/TECHNICAL NOTE**



**DIRECT-MAPPED SPACE REQUIREMENT USING 8K x 8 SRAMs**



**TWO-WAY-SET SPACE REQUIREMENT USING 4K x 4 SRAMs**

**Figure 3**

**APPLICATION/TECHNICAL NOTE**

**MT56C0816 INTEGRATED CACHE SRAM**

The MT56C0816 is an application-specific 8K x 16 SRAM designed for, but not limited to, cache data SRAM implementations. The MT56C0816 is designed to be used in either direct-mapped or two-way-set designs. It incorporates an on-chip address latch, on-chip multiplexing between the two SRAM banks (for two-way-set mode), fast output enable times and low-power consumption.

Almost all designs have used the MT56C0816 in the TWO-WAY-SET mode of operation. This is due to the fact that the MT56C0816 eliminates the major problems in implementing the TWO-WAY-SET mode architecture, namely the cost, space and power. Before the MT56C0816, a two-way-set implementation required three times the board space and four times the power of a direct-mode design when using standard SRAMs.

Due to the integration of on-chip address latches and multiplexors, often a lower-speed MT56C0816 can be used in place of a higher-speed, more costly standard SRAM. The advantages of the MT56C0816 don't stop here. It is widely second-sourced by other suppliers, the access time has been reduced to 20ns and it is available in the smaller PQFP package.

Table 3 compares the board space, power and access time requirements of standard SRAMs and both packages of the MT56C0816 in a 32KB cache design. The numbers presented are applicable to both direct-mapped and two-way-set implementations for the MT56C0816 and 4K x 4 SRAMs. The use of 8K x 8 SRAMs in a two-way configuration requires a minimum of 64KB in the cache and are not considered in the comparison. The same board area assumptions are used in Table 3 as in Table 2 regarding chip-to-chip and circuitry border spacing. The area values are normalized to the MT56C0816 in the PQFP package.

The SRAM access time and power considerations are based on a 33 MHz 80386 design assuming a 10ns enable decode time. The cache SRAM access time equation is as follows:


$$\begin{aligned} \text{Cache SRAM access time} &= 4 * 386\text{CLK}2 - 386 \text{ address} \\ &\text{delay} - 386 \text{ ready setup} - \text{SRAM enable decode} - 74\text{F}373 \\ &\text{delay} = (4 * 15\text{ns}) - 15\text{ns} - 7\text{ns} - 10\text{ns} - 9\text{ns} = 19\text{ns} \end{aligned}$$

This will require 8K x 8 SRAMs with a 15ns access time. The 4K x 4 implementation requires that the transceiver delay time (6ns) also be subtracted, which leaves only 13ns. Hence, a 12ns part must be used.


**Table 3**

CACHE SRAM COMPARISON (33 MHz)				
DEVICE	NUMBER OF DEVICES	PC BOARD AREA	POWER (W)	ACCESS SPEED (ns) REQUIRED
MT56C0816 PQFP	2	1.00	2.2	25
MT56C0816 PLCC	2	1.94	2.2	25
8K x 8 SOJ	4	2.28	3.15	15
74F373 SOIC	2			
8K x 8 DIP	4	3.99	3.15	15
74F373 DIP	2			
4K x 4 SOJ	16	8.58	12.15*	12
74F373 SOIC	2			
74F245 SOIC	8			
4K x 4 DIP	16	13.05	12.15*	12
74F373 DIP	2			
74F245 DIP	8			


\* The 4K x 4 configuration incorporates two banks of eight SRAMs each. One bank is active while the other is in standby mode. This fact was used in the power calculations.




**MT56C0816 PQFP**




**MT56C0816 PLCC**



**8K x 8 SOJ/SOIC**




**8K x 8 DIP**



**4K x 4 SOJ/SOIC**

**Figure 4**

**APPLICATION/TECHNICAL NOTE**



**4K x 4 DIP**

**Figure 5**


The MT56C0816 incorporates the address latch on-board and allows 9ns to be added back into the SRAM access time. This yields a 28ns access time for a MT56C0816 design, which is easily met by the 25ns part. This access time is applicable to both the direct mode and two-way set configurations since the data multiplexing is also on-chip.

Figures 4 and 5 illustrate the board space required by the MT56C0816 and the standard SRAM configurations that are summarized in Table 3.

**OPTIMUM SYSTEM**

The available, off-the-shelf cache controllers allow very quick and efficient cache subsystem designs for 80386-based systems. And an off-the-shelf controller teamed with the MT56C0816 maximizes the system performance/cost ratio. The MT56C0816 allows the controller to be employed in its highest performance mode, two-way-set associativity, without the disadvantages incurred using standard SRAMs.

**APPLICATION/TECHNICAL NOTE**



**Figure 6**

**Table 4**

MICRON CACHE SRAM FAMILY				
PART NUMBER	DESCRIPTION	SPEED (ns)	PACKAGE	AVAILABILITY
MT56C0816	Dual 4K x 16 or 8K x 16 Addresses 0 through 11 are latched	20, 25, 35	PLCC PQFP	Now
MT56C0818	Dual 4K x 18 or 8K x 18 Addresses 0 through 11 are latched	20, 25, 35	PLCC PQFP	Now
MT56C2818	Dual 4K x 18 or 8K x 18 80486 self-timed write; used on Intel Turbocache 486™ module	24, 28	PLCC PQFP	Now
MT56C3816	Dual 4K x 16 or 8K x 16 Addresses 0 through 12 are latched	20, 25, 35	PLCC PQFP	Now
MT56C3818	Dual 4K x 18 or 8K x 18 Addresses 0 through 12 are latched	20, 25, 35	PLCC PQFP	Now

A two-way-set design using the MT56C0816 requires only two parts versus 10 for an 8K x 8 SRAM implementation and 26 for a 4K x 4 implementation. A direct-mapped design using the MT56C0816 requires only two parts versus six for an 8K x 8 SRAM implementation and 26 for a 4K x 4 implementation. In addition to the board-space, power and integration advantages, the MT56C0816 offers a direct connection to the controllers. This means higher system reliability and easier design and debugging over the standard SRAM implementations. Figure 6 shows a detailed diagram of a system using the MT56C0816.

**MORE SOLUTIONS**

An entire family of cache-specific data SRAMs is available. Table 4 lists the members of the cache SRAM family.

In addition, Micron was the first to introduce the MT56C0816 both in a 20ns access speed and in the thin, small-outline PQFP package.

**SPECIAL CONSIDERATIONS**

The Micron MT56C0816 was designed for a specific generation of cache implementations for the 80386. That generation required a nonlatched A12 address and a faster A12 access time. Since then, designs employing certain off-the-shelf controllers are more efficiently implemented if address line A12 is latched on the cache data SRAM. These designs do not require the faster A12 access time. In order to keep pace with the everchanging design community, Micron introduced time-frame versions of the MT56C0816 and the MT56C0818 with address A12 latched. The part numbers of these new devices are MT56C3816 and MT56C3818 respectively.

The latched A12 version of the cache data SRAM can be appealing in 80386DX designs where the cache uses a two-way-set associative architecture and the cache size is 64KB or larger. The latched A12 parts are applicable for 80386SX designs where the cache is structured using a two-way-set associative organization and the cache size is 32KB or larger.

Designs using a direct-mapped architecture essentially use the cache data SRAM as an 8K x 16 SRAM and as such the latched version would be advantageous in all cases. Whether the latched or unlatched A12 version of the cache data SRAM is more advantageous depends entirely on the specifics of each individual design.

**SUMMARY**

The Micron MT56C0816 has been as important to 80386 caching solutions as the off-the-shelf controllers from Intel, Austek and Chips & Technologies. The direct connection of the MT56C0816 to controllers makes its implementation more appealing for the designer from both a design and debug standpoint. The reduced board space, power and comparable cost to commodity SRAM implementations are advantages that make the MT56C0816 the right choice for new designs.

Micron's MT56C0816 adds reliability to systems due to the reduced component count. It also offers other, less obvious cost advantages. For instance, reduced board space requirements directly affect board manufacturing costs and allow more components to be placed on the board. Better reliability means lower costs due to fewer returns and fewer board revisions. The MT56C0816 also minimizes inventory and assembly costs. Clearly the Micron MT56C0816 is a superior solution to standard SRAMs in cache designs.

**APPLICATION/TECHNICAL NOTE**

---

STATIC RAMS .....	1
SYNCHRONOUS SRAMS .....	2
SRAM MODULES .....	3
CACHE DATA/LATCHED SRAMS .....	4
FIFO MEMORIES .....	5
APPLICATION/TECHNICAL NOTES .....	6
<b>PRODUCT RELIABILITY .....</b>	<b>7</b>
PACKAGE INFORMATION .....	8
SALES INFORMATION .....	9

---



**OVERVIEW**


At Micron, we emphasize superior product quality through our unmatched reliability system. We define product reliability as a product's ability to perform its intended functions and operate under specified environmental conditions for a specified length of time. This section contains a brief overview of some of the issues that affect the reliability of IC devices and briefly describes Micron's reliability program.

For a more in-depth discussion of reliability, please refer to Micron's Quality/Reliability Literature.

**RELIABILITY GOALS**

When we discuss reliability goals of semiconductor ICs, we typically refer to the traditional reliability curve of component life. The reliability curve, or "bathtub curve," appears below, where  $h(t)$  is the hazard rate or the probability of a component failing at  $t_0+1$  in time if it has survived at time  $t_0$ .

Figure 1 shows that the significant portion of this curve is the random failure segment. The term "infant mortality" refers to those ICs that would fail early in their lives due to manufacturing defects. To screen out such failures, Micron evaluates all our products using intelligent burn-in. This unique AMBYX™ intelligent burn-in/test system, developed is described in the following section.



**RELIABILITY**

**Figure 1**  
**RELIABILITY CURVE**

**MICRON'S AMBYX™ INTELLIGENT BURN-IN AND TEST SYSTEM**

Throughout the semiconductor industry, burn-in has been a crucial factor to increase memory products' reliability. Micron stresses our memory devices to simulate years of normal use. Then we document and analyze the results so that we can take any corrective action needed.

To effectively screen out infant mortalities, Micron believes it is critical to functionally test devices several times during the burn-in cycle without removing them from the burn-in oven. We were so convinced of the importance of highly refined burn-in that we searched for a system to meet this need. Because we found no system that met our requirements, we introduced the concept of "intelligent" burn-in and, in 1986, we developed the AMBYX™ intelligent burn-in and test system. Today, we use it to test every component and system-level product we make.

With the AMBYX, we can determine if the failure rate curves of *individual* product lots reach the random failure region of the bathtub curve by the end of the burn-in cycle. We subject product lots that do not exhibit a stable failure rate to additional burn-in. This burn-in flow also brings the slightest variation in a product's failure rate to our attention.

Since the AMBYX allows us to test devices for functionality without removing them from the burn-in oven, we effectively eliminate failures resulting from handling, thereby minimizing "noise" from the test results. During the test phase, output produced by the devices under test is compared to the pattern expected. If a discrepancy occurs, the AMBYX records the failure and provides the bit address, device address, board address, temperature, Vcc voltage, test pattern, and time set.

During the burn-in cycle itself, devices are functionally tested in four intervals. The first test begins at room temperature. Then, we ramp up the oven to 85°C for more functional testing. This enables us to detect thermal intermittent failures, another unique feature of intelligent burn-in. We conduct the next test at 125°C — any device that does not pass this sequence is eliminated. As the

burn-in process continues, the devices are dynamically stressed at high temperature and voltage for a given number of hours. At the end of this period, we functionally test all devices again, followed by another burn-in cycle and further tests. This sequence is repeated four times on every device in every production lot.

These test results allow us to identify individual failures after each burn-in cycle. Figure 2 illustrates how the four burn-in and test cycles flow. The typical test results shown make up the first portion of the bathtub curve of component reliability.

There are two important reasons that Micron conducts the last two burn-in and test periods (or "quarters") at lower Vcc than the first two portions. First, we want the several million device hours that we accumulate weekly on production lots to be conducted at stress conditions identical to the conditions for the extended high-temperature-operating-life (HTOL) test. All semiconductor manufacturers use this test to calculate the random field failure rates. Second, we want to be sure we are not introducing new failure modes (failures unrelated to normal wearout) by testing them at extremely elevated conditions. In this way, Micron ensures that we've effectively screened our products for infant mortalities.


Control charts, such as the one shown in Figure 3, alert us to trends in the failure rates of some lots. When we detect an increase in a certain failure rate, we pinpoint the lots that need additional burn-in cycles to identify all variables that might influence the failure rates of those lots. Such variables could include fabrication and assembly equipment, manufacturing shifts and time frames when the lots were processed through specific steps.

The overall benefits of intelligent burn-in are wide ranging. It allows us to identify early-life failures and failure mechanisms as they would actually occur in customer applications. It also allows us to identify problem lots that, if undetected, could contribute substantially to infant mortalities.

**RELIABILITY**

**Intelligent  
Burn-in/Test  
Flow**

**Bathtub Curve of  
Component Life**  
(Individual Production Lots)



**Figure 2**  
**AMBYX™ BURN-IN/TEST FLOW AND TEST RESULTS**

**ENVIRONMENTAL PROCESS  
MONITOR PROGRAM**

Micron's environmental process monitor (EPM) program is designed to ensure the reliability of our standard products. Under this program, we subject weekly samples of our various product and package types to a battery of environmental stress tests.

As discussed in the previous pages, we test our devices for many hours under conditions designed to simulate

years of normal field use. We then apply equations derived from intricate engineering models to the data collected from the accelerated tests. From these calculations, we are able to predict failure rates under *normal use*. Figure 3 shows the conditions for these tests, known as "accelerated environmental stress" tests. The EPM program described in Figure 3 is for our 1 Meg SRAM.

**RELIABILITY**

TEST NAME AND DESCRIPTION	TEST DURATION	BIWEEKLY SAMPLE SIZE
HIGH TEMPERATURE OPERATING LIFE (125°C, 6.0V, Checkerboard/Checkerboard Complement Pattern)	1,008 Hours	100 Devices
TEMPERATURE AND HUMIDITY (85°C, 85% R.H., 5.5V, Alternating Bias)	1,008 Hours	50 Devices
AUTOCLAVE (121°C, 100% R.H., 15 PSI, No Bias)	288 Hours	25 Devices
LOW TEMPERATURE LIFE (-25°C, 7.0V, Checkerboard/Checkerboard Complement Pattern)	1,008 Hours	5 Devices
TEMPERATURE CYCLE (-65°C TO +150°C, Air to Air)	1,000 Cycles	50 Devices
THERMAL SHOCK (-55°C TO +125°C, Liquid to Liquid)	700 Cycles	10 Devices
HIGH TEMPERATURE STORAGE (150°C, No Bias)	1,008 Hours	50 Devices
ELECTROSTATIC DISCHARGE (+ and -)	MIL-STD-3015.7	40 Devices

**NOTE:** Samples pulled from five different lots at finished goods.

**Figure 3**  
**SAMPLE ENVIRONMENTAL PROCESS MONITOR – 1 MEG SRAM**

**RELIABILITY**

**FAILURE RATE CALCULATION**

The failure rate during the useful life of a device is expressed as percent failures per thousand device hours or as FITs (failures in time, per billion device hours), and is calculated as follows:

$$\text{Failure Rate} = P_n + [\text{Device hours} \times \text{A.F. environment}]$$

A.F. is relative to the typical operating environment.

where:  $P_n$  = Poisson Statistic (at a given confidence level). In our example,  $P_n = 4.175$  at a 60% confidence level.

Device hours = sample size multiplied by test time (in hours) In our example, device hours equal  $3.04 \times 10^6$  in an accelerated environment.

A.F. = acceleration factor between the stress environment and *typical* use conditions. For the 1 Meg SRAM, the acceleration factor between 125°C, 6V (HTOL stress conditions) and 50°C, 5V (typical operating conditions) equals 254.9. (Calculation of this acceleration factor is described in the following section).

Thus, the failure rate of the Micron 1 Meg SRAM family is computed as follows:

$$\text{Failure Rate} = 4.175 + (3.04 \times 10^6) (254.9) = 5.388 \times 10^9$$

where: total device hours at test conditions =  $3.04 \times 10^6$ .  
Equivalent device hours at typical use conditions (50°C, 5V Vcc) using an acceleration factor of 254.9 =  $775 \times 10^6$ .

To translate this failure rate into percent failures per thousand device hours, we multiply the failure rate obtained from the equation above by  $10^3$ :

$$\text{Failure Rate} = (5.388 \times 10^9) \times 10^3 = 0.0005388\% \text{ or } 0.0005\% \text{ per 1K device hours}$$

To state the failure rate in FITs, we multiply the failure rate obtained from the equation above by  $10^9$ :

$$\text{Failure Rate} = (5.388 \times 10^9) \times 10^9 = 5.388 \text{ or } 5 \text{ FITs}$$

**ACCELERATION FACTOR CALCULATION**

Again, using the 1 Meg SRAM for our example, the acceleration factor between high temperature operating life stress conditions (125°C, 6V) and typical operating conditions (50°C, 5.5V) is computed using the following models:

**ACCELERATION FACTOR DUE TO TEMPERATURE STRESS**

The acceleration factor due to temperature stress is computed using the Arrhenius equation, which is stated as follows:

$$A.F._{t_1/t_2} = e^{\left[ \frac{E_a}{kT_1} - \frac{E_a}{kT_2} \right]}$$

where: k = Boltzmann's constant, which is equal to  $8.617 \times 10^{-5}$  eV/K

T<sub>1</sub> and T<sub>2</sub> = typical operating and stress temperatures, respectively, in kelvins

E = activation energy in eV (For oxide defects, which is the most common failure mechanism for the 1 Meg SRAM, used in our example, the activation energy is determined to be 0.3eV).

Using these values, the temperature acceleration factor between 125°C and 50°C is computed to be 7.62.

**ACCELERATION FACTOR DUE TO VOLTAGE STRESS**

The acceleration factor due to voltage stress is computed using the following model:

$$A.F._{v_1/v_2} = e^{[\beta (v_1 - v_2)]}$$

where:


v<sub>1</sub> and v<sub>2</sub> = stress voltage and typical operating voltage, respectively, in volts

β = constant, the value of which was derived experimentally by running several sessions of Micron's intelligent burn-in test sequence at different voltages on large numbers of the device. (For the 1 Meg SRAM used in our example, β equals 3.5).

Thus, the voltage acceleration factor for the 1 Meg SRAM between 6V (stress condition) and 5V (typical operating condition) is computed to be 33.45.

Finally, the overall acceleration factor due to temperature and voltage stress is calculated as the product of the two respective acceleration factors or:

$$\begin{aligned} A.F._{overall} &= A.F._{temperature} \times A.F._{voltage} \\ &= 7.62 \times 33.45 \\ &= 254.9 \end{aligned}$$



**Figure 4**  
**AMBYX™ FOURTH QUARTER FAILURES**

**OUTGOING PRODUCT QUALITY**


Before being sent to our finished goods area, where products are prepared for shipping, a special unit within the quality assurance department takes a one-percent sample from each production lot. These samples are subjected to visual and electrical testing in order to measure the acceptable quality level (AQL) of all outgoing product. Figure 4 shows a flowchart illustrating Micron's AQL test procedure.

Visual or mechanical testing consists of an unaided visual inspection of the sample devices for any physical irregularities which could negatively affect their performance. If a sample device is found to have, for example, a bent lead, a package irregularity or excess solder, the entire lot is returned to our test area for a 100% visual inspection.

Electrical testing of the sample devices is performed using

ATE (automatic test equipment) systems. Testing is conducted at room temperature (~25°C) and at 70°C. Should an electrical failure occur, a quality assurance engineer further evaluates the failing device. If after completing this analysis, the quality assurance engineer determines which production monitor/test should have caught the failure and the entire lot is retested at that point in the test flow. These are important steps to preserve the integrity of our test process.


Micron records the percent of devices found to be defective in the total number sampled weekly on a control chart. This chart, containing AQL data for the previous 52 weeks, is presented in weekly management meetings so that the Quality Assurance department can take appropriate action.



**Figure 5**  
**AQL TEST FLOW FOR ALL OUTGOING PRODUCTS**

**RELIABILITY**

Example of Special Processing:  
Lot Mounted on Tape & Reel




**Figure 6**  
**AQL TEST FLOW — SPECIAL PROCESSING**

**RELIABILITY**

**AUTOMATED DATA CAPTURE & ANALYSIS**

Micron has developed a sophisticated data capture and analysis system with a computer network tailored to the needs of quality IC manufacturing. Figure 5 shows the

various functional areas that provide the input to our VAX data bases.



**Figure 7  
STATISTICAL CORRELATION**

**DATA CAPTURE**

Automated, real-time data capture makes real-time charting ( $\bar{X}$  and R charts, etc.) of all critical operations and processes possible and ensures that appropriate personnel know of any unexpected variation on a timely basis. As production lots move through each manufacturing step, detailed information (including step number, lot number, machine number, date/time, and operator number) are entered into the production data base. Automated, highly-programmable measurement systems capture a host of parameters associated with equipment, on-line process material, and environmental variables.

**ANALYTICAL TOOLS**

By using highly flexible, on-line data extraction programs, system users can tap this vast data base and design their own correlation and trend analyses. Because we can correlate process variables to product performance, we can make on-line projections of the quality of our finished product for a given lot or process run. In addition, we can estimate the

impact of process improvements on quality well in advance and can make the impact of process deviations more visible to our engineers. This approach allows us to model yield and quality parameters based on on-line parameters. We then use this model to predict the final product results through the following means.

**GROUP SUMMARIES**

Summaries, which provide the means and standard deviations of user-defined parametrics, enable system users to compare the parametric values of production lots as well as special engineering lots.

**TREND ANALYSIS**

Trend charts are routinely generated for critical parameters. System users can plot the means and ranges of any probe or parametric data captured throughout the manufacturing process.

**RELIABILITY**

### **CORRELATION ANALYSIS**

Correlation analysis can be performed on any combination of factors; such as equipment, masks or electrical parameters. One report, regularly produced and disseminated to key personnel, takes two groups of lots (one with a high failure rate, the other with a low failure rate) and identifies all the pieces of equipment that are **common** to one or the other group. The report, thus, quickly alerts us to any correlation between a lot with a high failure rate and a particular piece(s) of equipment in the wafer fabrication or assembly areas.

Another regularly produced report analyzes a user-selected set of database parametrics against an index, such as manufacturing yield. Lots are divided into three subgroups (upper yielding, middle yielding and lower yielding). The report then correlates the yields with all electrical parametric values taken on individual lots at wafer sort. It helps us determine which processing step may have caused the yields to vary among the three subgroups.

### **STATISTICAL PROCESS CONTROL CHARTS**

Micron employs SPC control charts throughout the company to monitor and evaluate critical process parameters, such as critical dimensions (CDs), oxide thickness, chemical vapor depositions (CVDs), particle counts, temperature and humidity, and many other critical process and product quality parameters.

### **OVERLAYS OR WAFER MAPS**


Maps, which are produced for all wafers during probe, show various parameters as a function of position on the wafer and are very useful for problem isolation. Maps may be analyzed individually or in groups. For example, wafers from an entire lot may be analyzed in relation to one particular parameter.

### **RS/1 DISCOVER/EXPLORE**

This analysis software is used for experimental design, and evaluation of results. The statistical approach supported by this software (*t* tests, ANOVA tables, multiregression analysis, etc.) has proven invaluable in reducing time expended for product development and for trouble shooting. It is also used to determine the relationships between process output and probe and parametric data. Using multiregression analysis, for example, we are able to determine the relationship between L effective and CD dimensions to the speed of a device.

The use of automation in data capture, analysis and feedback greatly enhances the flexibility and speed with which we can view all aspects of the manufacturing process. This effective data analysis and feedback system helps to reduce parametric deviations, improve margin to specifications, increase manufacturing yields and provide for more accurate fabrication output planning.

**FABRICATION\***



**Incoming**

Verification that the starting material is clean and uniform, and complies with all requirements. Each wafer receives an individual laser scribe for total product traceability.

**Photolithography**

Wafers are coated with a layer of light-sensitive photoresist. Specified sections of the wafer are exposed by projecting ultraviolet light onto the wafer through a mask. The exposed photoresist hardens and becomes impervious to etchants.

**Etch**

The areas of the wafer not protected by the exposed photoresist are removed by either plasma (dry etch) or acid (wet etch). The photoresist is then cleaned ("stripped") off of the wafer, leaving a pattern in the exact design of the mask.

**Thermal Processing**

Wafers are placed in furnaces where they are exposed to various gases while being heated to temperatures over 1,000 degrees celsius. Layers similar to glass are grown on the wafer. These layers help form the building blocks for the circuitry constructed on each wafer.

**Implant**

Wafers are bombarded with positively or negatively charged dopant ions, which are implanted into the silicon. This process changes electrical characteristics in selective areas of the silicon. This is called "doping," and forms conductive regions on the wafer.

**Metal**

A thin layer of aluminum or other metal is deposited and patterned, forming interconnections between various regions of the die.

**Passivation**

The fabrication process is completed by forming a final glass layer on the wafer. This layer protects the circuits from contamination or damage through the testing and packaging process flows.

**Probe**


When the fabrication process is complete, each wafer consists of many "dice." Each die on the wafer is taken individually through a series of tests. A computer attached to a probe card tests the die and produces a "wafer map" storing data on each functioning (good) die. All data is collected and stored for each die. Wafer maps are used in assembly to ensure that only good dice are packaged.

**Assembly** (see next page)

**RELIABILITY**

\*This flow is general and is based on DRAM products.

**ASSEMBLY\***



**RELIABILITY**

\*This flow is general and is based on DRAM products.

**TEST\***

**ASSEMBLY**

HOT PREGRADE

MARKING

BURN-IN

AMBIENT POST

HOT FINAL

SCANNER

VISUAL INSPECTION

QUARANTINE

PACKAGING

FINISHED GOODS

**Assembly**

Fully fabricated silicon wafers reach assembly after each die has been probed to screen out failures. Passing chips are then carried through a number of steps to become individual units in leaded packages.

**Hot Pregrade**

At temperatures ranging from 83°C to 125°C, parts are tested for speed grade and functionality. Parametric tests are performed to detect opens, shorts, input and output leakage, input and output high and low levels and standby current. Functional tests include low and high Vcc margin, vbump, speed sorting, dynamic and static refresh, and a full range of patterns and backgrounds. Patterns performed include row fast, column fast, single and multiple walking columns and diagonals, moving inversions, and fast page or static column. Backgrounds used include solids, checkerboard, row stripes, column stripes and parity. Specific tests and temperatures as applicable to specific products.

**Marking**

Devices are marked with ink with the following information: year, special process designator, part type, package type and speed grade.

**Burn-in**

Micron uses its exclusive AMBYX™ intelligent burn-in and test system to screen out infant mortalities. Devices are dynamically burned-in using checkerboard/checkerboard complement patterns in four intervals under the following conditions: 125°C, 7.5V Vcc for the first two intervals and 125°C, 6V Vcc for the final two intervals. Functional testing is performed at 85°C and back to 25°C AMBYX™ tests for thermal intermittent opens. Devices are also functionally tested at burn-in conditions (125°C, 7.5V) at the beginning of the burn-in cycle to verify that the devices under test are being properly exercised.

**Ambient Post**

At a temperature of 25°C, parametric tests include input and output leakage as well as standby and operating currents. Functional tests include low and high Vcc margin, vbump, speed sorting, dynamic and static refresh, and a full range of patterns and backgrounds. Patterns performed include row fast, column fast, single and multiple walking columns and diagonals, moving inversions and fast page or static column. Backgrounds used include solids, checkerboard, row stripes, column stripes and parity.

**Hot Final**

At a temperature of 78°C to 100°C, parametric tests include input and output leakage as well as input and output high and low levels. Functional tests include low and high Vcc margin, vbump, speed sorting, dynamic and static refresh, and a full range of patterns and backgrounds. Patterns performed include row fast, column fast, single and multiple walking columns and diagonals, moving inversions and fast page or static column. Backgrounds used include solids, checkerboard, row stripes, column stripes and parity.

**Scanner**

Devices are optically scanned by an automated scanning machine for bent leads, incorrect splay, coplanarity failures and tweeze failures. Passing and failing parts are then sorted into appropriate bins.

**Visual Inspection**

All devices, now tested to be functional, are visually inspected for cosmetic defects such as bent leads, poor marks, broken packages and poor solder. Defective products are removed and repaired if possible. Data on the type of defects found is carefully recorded and used for improving the manufacturing processes in both assembly and test.

**Quarantine**

All production lots are held at this stage until a quality assurance monitoring program confirms that electrical and environmental specifications are met.

**Packaging**

Devices are prepared for shipping. They may remain in tubes or they may be mechanically placed in tape-and-lead packages, ready for application in automatic pick-and-place machines. Products will be either dry packed in vacuum sealed bags, or placed in black antistatic bags.

**Finished Goods**

Devices are shipped through a system that maintains lot identity.

**RELIABILITY**

\*This flow is general and is based on DRAM products.

---

<b>STATIC RAMS .....</b>	<b>1</b>
<b>SYNCHRONOUS SRAMS.....</b>	<b>2</b>
<b>SRAM MODULES .....</b>	<b>3</b>
<b>CACHE DATA/LATCHED SRAMS .....</b>	<b>4</b>
<b>FIFO MEMORIES .....</b>	<b>5</b>
<b>APPLICATION/TECHNICAL NOTES .....</b>	<b>6</b>
<b>PRODUCT RELIABILITY .....</b>	<b>7</b>
<b>PACKAGE INFORMATION .....</b>	<b>8</b>
<b>SALES INFORMATION .....</b>	<b>9</b>




---



PACKAGE TYPE	PIN COUNT	PAGE	PACKAGE TYPE	PIN COUNT	PAGE
PLASTIC DIP .....	20 .....	8-2	PLASTIC SOJ .....	24 .....	8-12
	22 .....	8-3		28 .....	8-13
	24 .....	8-4		32 .....	8-14
	28 .....	8-5	PLASTIC SOIC.....	24 .....	8-15
	32 .....	8-7		MODULE SIMM.....	64 .....
PLASTIC ZIP .....	28 .....	8-8	MODULE ZIP .....	64 .....	8-17
PLCC.....	32 .....	8-9	MODULE DIP .....	32 .....	8-18
	52 .....	8-10		40 .....	8-19
PQFP .....	52 .....	8-11			

**20-PIN PLASTIC DIP**

A-4




**PACKAGE INFORMATION**

- NOTE:** 1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.  
2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.




**22-PIN PLASTIC DIP**

A-6



- NOTE:**
1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.


**24-PIN PLASTIC DIP**  
**A-7**




**PACKAGE INFORMATION**

- NOTE:**
1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**28-PIN PLASTIC DIP**  
**A-9**




**28-PIN PLASTIC DIP**  
**A-10**



- NOTE:**
1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.


**28-PIN PLASTIC DIP**  
**A-11**




**PACKAGE INFORMATION**

- NOTE:**
1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**32-PIN PLASTIC DIP  
A-12**




**32-PIN PLASTIC DIP  
A-13**



- NOTE:**
1. All dimensions in inches (millimeters) **MAX** or typical where noted.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**28-PIN PLASTIC ZIP**




**C-5**



**PACKAGE INFORMATION**

- NOTE:**
1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**32-PIN PLCC**  
**D-2**





**PACKAGE INFORMATION**

- NOTE:**
1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**52-PIN PLCC**

**D-3**




**PACKAGE INFORMATION**

- NOTE:**
1. All dimensions in inches (millimeters) **MAX** or typical where noted.  
**MIN**
  2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.


**52-PIN PQFP**

**D-4**



**52-PIN PQFP**

**D-5**






- NOTE:**
1. All dimensions in inches (millimeters) <sup>MAX</sup> or typical where noted.  
<sub>MIN</sub>
  2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**PACKAGE INFORMATION**

**24-PIN PLASTIC SOJ**


E-4




**PACKAGE INFORMATION**

- NOTE:**
1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**28-PIN PLASTIC SOJ**  
**E-8**



**28-PIN PLASTIC SOJ**  
**E-9**






- NOTE:**
1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**PACKAGE INFORMATION**




**32-PIN PLASTIC SOJ**

E-10



**32-PIN PLASTIC SOJ**

E-11




**PACKAGE INFORMATION**

- NOTE:**
1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**24-PIN PLASTIC SOIC**

F-1




- NOTE:**
1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.




**64-PIN MODULE ZIP**

J-1



**64-PIN MODULE ZIP**


J-2



**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.

**PACKAGE INFORMATION**


**32-PIN MODULE DIP  
K-1**




**PACKAGE INFORMATION**

**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.

**40-PIN MODULE DIP  
K-2**



**40-PIN MODULE DIP  
K-3**



**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.

**PACKAGE INFORMATION**



---

<b>STATIC RAMS .....</b>	<b>1</b>
<b>SYNCHRONOUS SRAMS .....</b>	<b>2</b>
<b>SRAM MODULES .....</b>	<b>3</b>
<b>CACHE DATA/LATCHED SRAMS .....</b>	<b>4</b>
<b>FIFO MEMORIES .....</b>	<b>5</b>
<b>APPLICATION/TECHNICAL NOTES .....</b>	<b>6</b>
<b>PRODUCT RELIABILITY .....</b>	<b>7</b>
<b>PACKAGE INFORMATION .....</b>	<b>8</b>
<b>SALES INFORMATION .....</b>	<b>9</b>

---



# CUSTOMER SERVICE NOTE

# STANDARD SHIPPING BAR CODE LABELS

## INTRODUCTION

Effective July 1, 1991, Micron Technology, Inc., will implement new standard bar coding labels which will accompany all shipments. These labels conform to EIA Standard 556.

Samples and tape-and-reel boxes will have their own individual bar code labels (see CSN-02). The bar code labels will allow customers to scan individual Micron containers for quick order verification. Figure 1 shows an example of the standard bar coding label.

## BAR CODE INFORMATION

The information provided on the label is:

(S) — Serial: Individual box serial number

(13Q) — Special: Individual box number and total number of boxes in the shipment  
(example: 2 of 10)

(Q) — Quantity: Total quantity of parts in the box

(K) — Trans ID: Customer purchase order number

(P) — Customer Product ID: Customer part number.  
If a customer part number is not designated, the Micron part number will be printed.

## ADDITIONAL SALES INFORMATION

Ship-to-Name: Customer's name and ship-to address

Ship-From-Name: Micron name and address

Lot Date Code: Indicates date of oldest lot in the box

(S) SERIAL: 09012345 	SHIP_TO_NAME ADDRESS CITY, ST ZIPCODE
(13Q) SPECIAL:  X OF Y	MICRON 2805 E COLUMBIA BOISE, IDAHO 83706-9698
(Q) QUANTITY:  500 EA	
(K) TRANS ID: P0DR123456 	
(P) CUSTOMER PROD ID: WH90776L12 	LOT DATE CODE 9015

**Figure 1**  
**Standard Bar Code Label**

**SALES INFORMATION**

# CUSTOMER SERVICE NOTE

# TAPE-AND-REEL/SAMPLE BAR CODE LABELS

## INTRODUCTION

Micron Technology, Inc., provides a standard bar code label on each individual sample and tape-and-reel box. The standard bar code label allows scanning of Micron shipping containers at a receiving dock for quick order verification.

Figure 1 shows an example of the standard bar code label.

## BAR CODE INFORMATION

The information provided on the label is:

- Label 1: Individual box number (in a multi-box shipment)  
Actual box number printed  
Micron part number/speed/customer code  
Part type/rev/quantity/date code of oldest lot\*




Figure 1  
Label 1

\*Indicates that more than one date code is contained on the reel.


**COMPONENT PRODUCT NUMBERING SYSTEM**

Format = AA BB CC DDDD EE FFF-GG HH HH\*



**MODULE PRODUCT NUMBERING SYSTEM**

Format = AA BB C DDD EE-FF GG\*



**SALES INFORMATION**

**ORDER INFORMATION**

Each Micron component family is manufactured and quality controlled in the USA at our modern Boise, Idaho, facility employing Micron's low-power, high-performance CMOS silicon-gate process. Micron products are functionally equivalent to other manufacturers' products meeting JEDEC standards. Device functionality is consistently assured over a wider power supply, temperature range and refresh range than specified. Each unit receives continuous system-level testing during many hours of accelerated burn-in prior to final test and shipment. This testing is performed

with Micron's exclusive **AMBYX™** intelligent burn-in and test system.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's quality assured policy is to offer prompt, accurate and courteous service while assuring reliability and quality.

Telephone: (208) 368-3900


FAX: (208) 368-4431

Customer Comment Line: (800) 932-4992

**ORDER EXAMPLES**


**SRAM**

32K x 8, 45ns in Plastic SOJ




**SRAM MODULE**

64K x 16, 25ns in DIP Module with 2V Data Retention




**SYNCHRONOUS SRAM**

16K x 16, 17ns in Plastic LCC




**CACHE DATA SRAM**

Dual 4K x 16, Single 8K x 16, 25ns in Plastic LCC



**FIFO**

512 x 9, 15ns DIP



**ALABAMA****Representative**

Southeast Technical Group  
101 Washington, Suite 6  
Huntsville, AL 35801  
Phone - 205-534-2376  
Fax - 205-534-2384

**Distributors**

Hall-Mark Electronics Corporation  
4890 University Square  
Business Center, Suite 1  
Huntsville, AL 35816  
Phone - 205-837-8700  
FAX - 205-830-2565

Pioneer Technology  
4835 University Square, #5  
Huntsville, AL 35816  
Phone - 205-837-9300  
FAX - 205-837-9358

**Military Distributor**

Zeus Components, Inc.  
1750 W. Broadway, Suite 114  
Oviedo, FL 32765  
Phone - 407-365-3000  
FAX - 407-365-2356

**ARIZONA****Representative**

Quatra Associates  
4645 S. Lakeshore Dr., Suite #1  
Tempe, AZ 85282  
Phone - 602-820-7050  
FAX - 602-820-7054

**Distributors**

Anthem Electronics Incorporated  
1555 West 10th Pl., #101  
Tempe, AZ 85281  
Phone - 602-966-6600  
FAX - 602-966-4826

Hall-Mark Electronics Corporation  
637 S. 36th Place  
Phoenix, AZ 85040  
Phone - 602-437-1200  
FAX - 602-437-2348

Wyle Laboratories  
1141 E. Raymond St., Suite #1  
Phoenix, AZ 85040  
Phone - 602-437-2088  
FAX - 602-437-2124

**Military Distributors**

JAN Devices, Inc.  
6925 Canby Ave., Bldg. 109  
Reseda, CA 91335  
Phone - 818-708-1100  
FAX - 818-708-7436

Zeus Components, Inc.  
6276 San Ignacio Ave., Suite E  
San Jose, CA 95119  
Phone - 408-629-4789  
FAX - 408-629-4892

**ARKANSAS****Representative**

Nova Marketing Incorporated  
4924 S. Memorial, Suite 1339  
Tulsa, OK 74145  
Phone - 918-660-5105  
FAX - 918-665-3815

**Distributors**

Anthem Electronics, Inc.  
651 N. Plano Road, Suite 429  
Richardson, TX 75081  
Phone - 214-238-7100  
FAX - 214-238-0237

Hall-Mark Electronics Corporation  
11420 Pagemill Road  
Dallas, TX 75243  
Phone - 214-553-4300  
FAX - 214-343-5988

Pioneer Electronics  
13710 Omega Road  
Dallas, TX 75234  
Phone - 214-386-7300  
FAX - 214-490-6419

Wyle Laboratories  
1810 N. Greenville Ave.  
Richardson, TX 75081  
Phone - 214-235-9953  
FAX - 214-644-5064

**Military Distributor**

Zeus Components, Inc.  
1800 N. Glenville, Suite 120  
Richardson, TX 75081  
Phone - 214-783-7010  
FAX - 214-234-4385

**CALIFORNIA****Representative (Northern California)**

Bay Area Electronics Sales, Inc.  
2001 Gateway Pl., Suite 315  
San Jose, CA 95110  
Phone - 408-452-8133  
FAX - 408-452-8139

Hamilton  
nc) 3308

**Representatives (Southern California)**

Jones & McGeoy Sales Incorporated  
801 Parkcenter Dr., Suite 250  
Santa Ana, CA 92705  
Phone - 714-547-6466  
FAX - 714-547-7670

Jones & McGeoy Sales Incorporated  
9868 Scranton Road, Suite 414  
San Diego, CA 92121  
Phone - 619-453-7948  
FAX - 619-453-0034

Jones & McGeoy Sales Incorporated  
20501 Ventura Blvd., Suite 130  
Woodland Hills, CA 91364  
Phone - 818-715-7161  
FAX - 818-715-7199

**Distributors**

Anthem Electronics Incorporated  
1160 Ridder Park Dr.  
San Jose, CA 95131  
Phone - 408-453-1200  
FAX - 408-452-2281

Anthem Electronics Incorporated  
9131 Oakdale Ave.  
Chatsworth, CA 91311  
Phone - 818-775-1333  
FAX - 818-775-1302

Anthem Electronics Incorporated  
1 Old Field Dr.  
East Irvine, CA 92718-2809  
Phone - 714-768-4444  
FAX - 714-380-4747

Anthem Electronics Incorporated  
580 Menlo Dr., Suite 8  
Rocklin, CA 95677  
Phone - 916-624-9744  
Fax - 916-624-9750

Anthem Electronics Incorporated  
9369 Carroll Park Dr.  
San Diego, CA 92121  
Phone - 619-453-9005  
FAX - 619-546-7893

Hall-Mark Electronics Corporation  
9420 Topanga Canyon Blvd.  
Chatsworth, CA 91311  
Phone - 818-773-4500  
FAX - 818-773-4555

Hall-Mark Electronics Corporation  
580 Menlo Dr., Suite 2  
Rocklin, CA 95677  
Phone - 916-624-9781  
Fax - 916-961-0922

Hall-Mark Electronics Corporation  
3878 Ruffin Road, Suite B  
San Diego, CA 92123  
Phone - 619-268-1201  
FAX - 619-268-0209

Hall-Mark Electronics Corporation  
2105 Lundy Ave.  
San Jose, CA 95131  
Phone - 408-432-4000  
FAX - 408-432-4044

Hall-Mark Electronics Corporation  
#1 Mauchly  
Irvine, CA 92718  
Phone - 714-727-6000  
FAX - 714-727-6066

Pioneer Technologies  
134 Rio Robles  
San Jose, CA 95134  
Phone - 408-954-9100  
FAX - 408-954-9113

Wyle Laboratories  
(Accounting Office Only)  
128 Maryland Ave.  
El Segundo, CA 90245  
Phone - 213-322-1763  
FAX - 213-322-1763

Wyle Laboratories  
3000 Bowers Ave.  
Santa Clara, CA 95051  
Phone - 408-727-2500  
FAX - 408-727-5896

Wyle Laboratories  
17872 Cowan Ave.  
Irvine, CA 92714  
Phone - 714-863-9953  
FAX - 714-863-0473

Wyle Laboratories  
2951 Sunrise Blvd., Suite #175  
Rancho Cordova, CA 95742  
Phone - 916-638-5282  
FAX - 916-638-1491

Wyle Laboratories  
9525 Chesapeake Dr.  
San Diego, CA 92123  
Phone - 619-565-9171  
FAX - 619-565-0512

Wyle Laboratories  
26677 W. Agoura Road  
Calabasas, CA 91302  
Phone - 818-880-9000  
FAX - 818-880-5510

**Military Distributors**

JAN Devices, Inc.  
6925 Canby, Bldg. 109  
Reseda, CA 91335  
Phone - 818-708-1100  
FAX - 818-708-7436

Zeus Components, Inc.  
22700 Savi Ranch Pkwy.  
Yorba Linda, CA 92686  
Phone - 714-921-9000  
FAX - 714-921-2715

Zeus Components, Inc.  
5236 Colodny Dr., Suite 102  
Agoura Hills, CA 91301  
Phone - 818-889-3838  
FAX - 818-889-2464

Zeus Components, Inc.  
5625 Ruffin Road, Suite 200  
San Diego, CA 92123  
Phone - 619-277-9681  
FAX - 619-277-7105

Zeus Components, Inc.  
6276 San Ignacio Ave., Suite E  
San Jose, CA 95119  
Phone - 408-629-4789  
FAX - 408-629-4892

**CANADA****Representatives**

Clark-Hurman Associates  
20 Regan Road, Unit #14  
Brampton, Ontario L7A 1C3  
Canada  
Phone - 416-840-6066  
FAX - 416-840-6091

Clark-Hurman Associates  
66 Colonnade Road, Suite 205  
Nepcan, Ontario K2E 7K7  
Canada  
Phone - 613-727-5626  
FAX - 613-727-1707

Clark-Hurman Associates  
19 Donegani, Suite 5  
Pointe Claire, Quebec H9R 2V6  
Canada  
Phone - 514-426-0453  
FAX - 514-426-0455

Davetek Marketing  
#37 4429 Kingsway  
Burnaby, BC V5H 2A1  
Canada  
Phone 604-430-3680  
FAX - 604-435-5490

**Distributors**

Semad Electronic  
85 Spy Court  
Markham, Ontario L3R 4Z4  
Canada  
Phone - 416-475-3922  
FAX - 416-475-4158

Semad Electronic  
1825 Woodward Dr.  
Ottawa, Ontario K2C 0R3  
Canada  
Phone - 613-727-8325  
FAX - 613-727-9489

Semad Electronic  
8563 Government Street  
Burnaby, B.C. V3N 4S9  
Canada  
Phone - 604-420-9889  
FAX - 604-420-0124

Semad Electronic  
243 Place Frontenac  
Pointe Claire, PQ H9R 4Z7  
Canada  
Phone - 514-694-0860  
FAX - 514-694-0965

Semad Electronic  
6120 3rd St. S.E., Unit 9  
Calgary, Alberta T2H 1K4  
Canada  
Phone - 403-252-5664  
FAX - 403-255-0966

**COLORADO****Representative**

Wescom Marketing  
4891 Independence St.  
Wheatridge, CO 80033  
Phone - 303-422-8957  
FAX - 303-422-9892

**Distributors**

Anthem Electronics Incorporated  
373 Inverness Dr. South  
Englewood, CO 80112  
Phone - 303-790-4500  
FAX - 303-790-4532

Hall-Mark Electronics Corporation  
12503 E. Euclid Dr., #20  
Englewood, CO 80111  
Phone - 303-790-1662  
FAX - 303-790-4991

Wyle Laboratories  
451 E. 124th Street  
Thornton, CO 80241  
Phone - 303-457-9953  
FAX - 303-457-4831

**Military Distributors**

JAN Devices, Inc.  
6925 Canby, Bldg. 109  
Reseda, CA 91335  
Phone - 818-708-1100  
FAX - 818-708-7436

Zeus Components, Inc.  
6276 San Ignacio Ave., Suite E  
San Jose, CA 95119  
Phone - 408-629-4789  
FAX - 408-629-4892

**CONNECTICUT****Representative**

Advanced Tech Sales Incorporated  
Westview Office Park  
Building 2, Suite 1C  
850 N. Main St. Extension  
Wallingford, CT 06492  
Phone - 203-284-0838  
FAX - 203-284-8232

**Distributors**

Anthem Electronics  
61 Mattatuck Heights  
Waterbury, CT 06705  
Phone - 203-575-1575  
FAX - 203-596-3232

Hall-Mark Electronics Corporation  
615 W. Johnson Ave., Bldg. 3  
Cheshire, CT 06410  
Phone - 203-271-2844  
FAX - 203-272-1704

Pioneer Standard  
112 Main Street  
Norwalk, CT 06851  
Phone - 203-853-1515  
FAX - 203-838-9901

**Military Distributor**

Zeus Components, Inc.  
100 Midland Ave.  
Port Chester, NY 10573  
Phone - 914-937-7400  
FAX - 914-937-2553

**DELAWARE****Representative**

Omega Electronic Sales Incorporated  
2655 Interplex Dr., Suite 104  
Trevose, PA 19047  
Phone - 215-244-4000  
FAX - 215-244-4104

**Distributor**

Pioneer Technologies  
261 Gibraltar Road  
Horsham, PA 19044  
Phone - 215-674-4000  
FAX - 215-674-3107

**Military Distributor**

Zeus Components, Inc.  
8930-A Route 108  
Columbia, MD 21045  
Phone - 301-997-1118  
FAX - 301-964-9784

**DISTRICT OF COLUMBIA****Representative**

Electronic Engineering & Sales, Inc.  
235 Prince George St.  
Annapolis, MD 21401  
Phone - 301-269-6573  
FAX - 301-269-6476

**Distributor**

Pioneer Technologies  
15810 Gaither Dr.  
Gaithersburg, MD 20877  
Phone - 301-921-0660  
FAX - 301-921-3852

**FLORIDA****Representatives**

Photon Sales, Inc.  
1600 Sarno Road, Suite #21  
Melbourne, FL 32935  
Phone - 407-259-8999  
FAX - 407-259-1323

Photon Sales, Inc.  
715 Florida St.  
Orlando, FL 32806  
Phone - 407-896-6064  
FAX - 407-896-6197

Photon Sales, Inc.  
4321 W. McNab Road, A-20  
Pompano Beach, FL 33069  
Phone - 305-977-6872  
FAX - 305-977-0056

Photon Sales, Inc.  
115 112th Ave. N. #301  
St. Petersburg, FL 33716  
Phone - 813-578-0056  
FAX - 813-578-0104

**Distributors**

Anthem Electronics Incorporated  
2555 Enterprise Road, Suite #11-2  
Clearwater, FL 34623  
Phone - 813-797-2900  
FAX - 813-796-4880

Chip Supply  
7725 N. Orange Blossom Trail  
Orlando, FL 32810-2696  
Phone - 407-298-7100  
FAX - 407-290-0164

Hall-Mark Electronics Corporation  
10491 72nd St. North  
Largo, FL 34646  
Phone - 800-282-9350  
FAX - 813-544-4394

Hall-Mark Electronics Corporation  
3161 Southwest 15th St.  
Pompano Beach, FL 33069-4806  
Phone - 305-971-9280  
FAX - 305-971-9339

Hall-Mark Electronics Corporation  
489 E. Semoran Blvd., #145  
Casselberry, FL 32707  
Phone - 407-830-5855  
FAX - 407-767-5002

Pioneer Technologies  
337 South-North Lake #1000  
Altamonte Springs, FL 32701  
Phone - 407-834-9090  
FAX - 407-834-0865

Pioneer Technologies  
5500 Rio Vista Dr.  
Clearwater, FL 34620  
Phone - 813-531-5037  
FAX - 918-492-0546

Pioneer Technologies  
674 S. Military Trail  
Deerfield Beach, FL 33442  
Phone - 305-428-8877  
FAX - 305-481-2950

**Military Distributor**

Zeus Components, Inc.  
1750 W. Broadway, Suite 114  
Oviedo, FL 32765  
Phone - 407-365-3000  
FAX - 407-365-2356

**GEORGIA****Representative**

Southeast Technical Group  
2620 Deer Isle Cove  
Lawrenceville, GA 30244  
Phone - 404-979-2055  
FAX - 404-979-2055

**Distributors**

Hall-Mark Electronics Corporation  
3425 Corporate Way, Suite A  
Ouluth, GA 30136  
Phone - 404-623-4400  
FAX - 404-476-8806

Pioneer Technologies  
3100F Northwoods Place  
Norcross, GA 30071  
Phone - 404-623-1003  
FAX - 404-623-0665

**Military Distributor**

Zeus Components, Inc.  
1750 W. Broadway, Suite 114  
Oviedo, FL 32765  
Phone - 407-365-3000  
FAX - 407-365-2356

**HAWAII****Representative**

Bay Area Electronics  
2001 Gateway Pl., Suite 315  
San Jose, CA 95110  
Phone - 408-452-8133  
FAX - 408-452-8139

**Distributors**

Anthem Electronics Incorporated  
1160 Ridder Park Dr.  
San Jose, CA 95131  
Phone - 408-453-1200  
FAX - 408-452-2281

Hall-Mark Electronics Corporation  
2105 Lundy Ave.  
San Jose, CA 95131  
Phone - 408-432-4000  
FAX - 408-432-4044

Wyle Laboratories  
3000 Bowers Ave.  
Santa Clara, CA 95051  
Phone - 408-727-2500  
FAX - 408-727-5896

**IDAHO****Representative**

Contact Micron  
Component Sales  
Phone - 208-368-3900  
FAX - 208-368-4431  
Customer Comment Line - 800-932-4992

**Military Distributors**

JAN Devices, Inc.  
6925 Canby, Bldg. 109  
Reseda, CA 91335  
Phone - 818-708-1100  
FAX - 818-708-7436

Zeus Components, Inc.  
6276 San Ignacio Ave., Suite E  
San Jose, CA 95119  
Phone - 408-629-4789  
FAX - 408-629-4892

**ILLINOIS****Representatives**

Advanced Technical Sales  
13755 St. Charles Rock Road  
Bridgeton, MO 63044  
Phone - 314-291-5003  
FAX - 314-291-7958

Industrial Representatives, Inc.  
8430 Gross Point Road  
Skokie, IL 60077  
Phone - 708-967-8430  
FAX - 708-967-5903

**Distributors**

Anthem Electronics Incorporated  
1300 Remington, Suite A  
Schaumburg, IL 60173  
Phone - 708-884-0200  
FAX - 708-884-0480

Hall-Mark Electronics Corporation  
210 Mittel Dr.  
Wooddale, IL 60191  
Phone - 708-860-3800  
FAX - 708-860-0239

Pioneer Standard  
2171 Executive Dr., Suite 200  
Addison, IL 60101  
Phone - 708-495-9680  
FAX - 708-495-9831

**Military Distributors**

Zeus Components, Inc.  
100 Midland Ave.  
Port Chester, NY 10573  
Phone - 914-937-7400  
FAX - 914-937-2553

Zeus Components, Inc.  
2912 Springboro West, Suite 106  
Dayton, OH 45439  
Phone - 513-293-6162  
FAX - 513-293-1781

**INDIANA****Representatives**

Scott Electronics, Inc.  
7321 Shadeland Station, Suite 256  
Indianapolis, IN 46256  
Phone - 317-841-0010  
Fax - 317-841-0107

Scott Electronics, Inc.  
Lima Valley Office Village  
8109 Lima Road  
Fort Wayne, IN 46818  
Phone - 219-489-5690  
Fax - 219-489-1842

**Distributors**

Hall-Mark Electronics Corporation  
4275 W. 96th Street  
Indianapolis, IN 46268  
Phone - 317-872-8875  
FAX - 317-876-7165

Pioneer Standard  
9350 N. Priority Way, West Dr.  
Indianapolis, IN 46240  
Phone - 317-573-0880  
FAX - 317-573-0979

**Military Distributors**

Zeus Components, Inc.  
100 Midland Ave.  
Port Chester, NY 10573  
Phone - 914-937-7400  
FAX - 914-937-2553

Zeus Components, Inc.  
2912 Springboro West, Suite 106  
Dayton, OH 45439  
Phone - 513-293-6162  
FAX - 513-293-1781

**IOWA****Representative**

Advanced Technical Sales  
375 Collins Road N.E.  
Cedar Rapids, IA 52402  
Phone - 319-393-8280  
FAX - 319-393-7258

**Distributors**

Anthem Electronics Incorporated  
7646 Golden Triangle Dr.  
Eden Prairie, MN 55344  
Phone - 612-944-5454  
FAX - 612-944-3045

Hall-Mark Electronics Corporation  
210 Mittel Dr.  
Wooddale, IL 60191  
Phone - 708-860-3800  
FAX - 708-860-0239

Pioneer Standard  
7625 Golden Triangle Dr.  
Eden Prairie, MN 55344  
Phone - 612-944-3355  
FAX - 612-944-3794

**Military Distributor**

Zeus Components, Inc.  
1800 N. Glenville, Suite 120  
Richardson, TX 75081  
Phone - 214-783-7010  
FAX - 214-234-4385

**KANSAS****Representative**

Advanced Technical Sales  
601 N. Mur-Len, Suite 8  
Olathe, KS 66062  
Phone - 913-782-8702  
FAX - 913-782-8641

**Distributors**

Hall-Mark Electronics Corporation  
10809 Lakeview Dr.  
Lenexa, KS 66215  
Phone - 913-888-4747  
FAX - 913-888-0523

Pioneer Electronics  
2029 Woodland Pkwy., Suite #101  
St. Louis, MO 63146  
Phone - 314-432-4350  
FAX - 314-432-4854

**Military Distributor**

Zeus Components, Inc.  
1800 N. Glenville, Suite 120  
Richardson, TX 75081  
Phone - 214-783-7010  
FAX - 214-234-4385

**KENTUCKY****Representatives**

Scott Electronics, Inc.  
7321 Shadeland Station, Suite 256  
Indianapolis, IN 46256  
Phone - 317-841-0010  
FAX - 317-841-0107

Scott Electronics, Inc.  
Lima Valley Office Village  
8109 Lima Road  
Fort Wayne, IN 46818  
Phone - 819-489-5690  
FAX - 819-489-1842

Scott Electronics, Inc.  
10901 Reed-Hartman Hwy., Suite 301  
Cincinnati, OH 45242-2821  
Phone - 513-791-2513  
FAX - 513-791-8059

**Distributors**

Hall-Mark Electronics Corporation (E. Ky)  
400 E Wilson Bridge Road, Suite S  
Worthington, OH 43085  
Phone - 614-888-3313  
FAX - 614-888-0767

Hall-Mark Electronics Corporation (W. Ky)  
4275 W. 96th Street  
Indianapolis, IN 46268  
Phone - 317-872-8875  
FAX - 317-876-7165

Pioneer Standard (W. Ky)  
9350 N. Priority Way, W. Dr.  
Indianapolis, IN 46240  
Phone - 317-573-0880  
FAX - 317-573-0979

Pioneer Standard (E. Ky)  
4433 Interpoint Blvd.  
Dayton, OH 45424  
Phone - 513-236-9900  
FAX - 513-236-8133

**LOUISIANA****Representative**

Nova Marketing Incorporated  
8350 Meadow Road, Suite 174  
Dallas, TX 75231  
Phone - 214-750-6082  
FAX - 214-750-6068

**Distributors**

Hall-Mark Electronics Corporation  
11333 Pagemill Road  
Dallas, TX 75243  
Phone - 214-343-5000  
FAX - 214-343-5851

Pioneer Electronics  
13710 Omega Road  
Dallas, TX 75234  
Phone - 214-386-7300  
FAX - 214-490-6419

Wyle Laboratories  
1810 N. Greenville Ave.  
Richardson, TX 75081  
Phone - 214-235-9953  
FAX - 214-644-5064

**Military Distributors**

Zeus Components, Inc.  
8930-A Route 108  
Columbia, MD 21045  
Phone - 301-997-1118  
FAX - 301-964-9784

Zeus Components, Inc.  
1800 N. Glenville, Suite 120  
Richardson, TX 75081  
Phone - 214-783-7010  
FAX - 214-234-4385

**MAINE****Representative**

Advanced Tech Sales Incorporated  
348 Park Street, Suite 102  
North Reading, MA 01864  
Phone - 508-664-0888  
FAX - 508-664-5503

**Distributors**

Anthem Electronics  
36 Jonspin Road  
Wilmington, MA 01887  
Phone - 508-657-5170  
FAX - 508-657-6008

Gerber Electronics  
128 Carnegie Row  
Norwood, MA 02062  
Phone - 617-769-6000  
Fax - 617-762-8931

Hall-Mark Electronics Corporation  
Pinehurst Park, 6 Cook Street  
Billerica, MA 01821  
Phone - 617-935-9777  
FAX - 617-667-4129

Pioneer Standard  
44 Hartwell Ave.  
Lexington, MA 02173  
Phone - 617-861-9200  
FAX - 617-863-1547

Wyle Laboratories  
15 3rd Ave.  
Burlington, MA 01803  
Phone - 617-272-7300  
FAX - 617-272-6809

**Military Distributors**

JAN Devices  
44 Cochrane St.  
Melrose, MA 02176  
Phone - 617-662-3901  
Fax - 617-662-0837

Zeus Components, Inc.  
11 Lakeside Office Park  
607 North Ave.  
Wakefield, MA 01880  
Phone - 617-246-8200  
FAX - 617-246-8293

**MARYLAND****Representative**

Electronic Engineering & Sales, Inc.  
235 Prince George Street  
Annapolis, MD 21401  
Phone - 301-269-6573  
FAX - 301-269-6476

**Distributors**

Anthem Electronics  
9020A Mendenhall Court  
Columbia, MD 21045  
Phone - 301-995-6640  
FAX - 301-381-4379

Hall-Mark Electronics Corporation  
10240 Old Columbia Road  
Columbia, MD 21046  
Phone - 301-988-9800  
FAX - 301-381-2036

Pioneer Technologies  
15810 Gaither Dr.  
Gaithersburg, MD 20877  
Phone - 301-921-0660  
FAX - 301-921-3852

**Military Distributor**

Zeus Components, Inc.  
8930-A Route 108  
Columbia, MD 21045  
Phone - 301-997-1118  
FAX - 301-964-9784

**MASSACHUSETTS****Representative**

Advanced Tech Sales  
348 Park Street, Suite 102  
North Reading, MA 01864  
Phone - 508-664-0888  
FAX - 508-664-5503

**Distributors**

Anthem Electronics, Inc.  
36 Jonspin Road  
Wilmington, MA 01887  
Phone - 508-657-5170  
FAX - 508-657-6008

Gerber Electronics  
128 Carnegie Row  
Norwood, MA 02062  
Phone - 617-769-6000  
FAX - 617-762-8931

Hall-Mark Electronics Corporation  
Pinehurst Park, 6 Cook Street  
Billerica, MA 01821  
Phone - 617-935-9777  
FAX - 617-667-4129

Pioneer Standard  
44 Hartwell Ave.  
Lexington, MA 02173  
Phone - 617-861-9200  
FAX - 617-863-1547

Wyle Laboratories  
15 3rd Ave.  
Burlington, MA 01803  
Phone - 617-272-7300  
FAX - 617-272-6809

**Military Distributors**

JAN Devices, Inc.  
44 Cochrane St.  
Melrose, MA 02176  
Phone - 617-662-3901  
FAX - 617-662-0837

Zeus Components, Inc.  
11 Lakeside Office Park  
607 North Ave.  
Wakefield, MA 01880  
Phone 617-246-8200  
FAX - 617-246-8293

**MICHIGAN****Representative**

Rathsburg Associates Incorporated  
34605 Twelve Mile Road  
Farmington Hills, MI 48331-3263  
Phone - 313-489-1500  
FAX - 313-489-1480

**Distributors**

Hall-Mark Electronics Corporation  
38027 Schoolcraft Road  
Livonia, MI 48150  
Phone - 313-462-1205  
FAX - 313-462-1830

Pioneer Standard  
4505 Broadmoor Ave., S.E.  
Grand Rapids, MI 49512  
Phone - 616-698-1800  
FAX - 616-698-1831

Pioneer Standard  
13485 Stamford  
Livonia, MI 48150  
Phone - 313-525-1800  
FAX - 313-427 3720

**Military Distributors**

Zeus Components, Inc.  
100 Midland Ave.  
Port Chester, NY 10573  
Phone - 914-937-7400  
FAX - 914-937-2553

Zeus Components, Inc.  
2912 Springboro West, Suite 106  
Dayton, OH 45439  
Phone - 513-293-6162  
FAX - 513-293-1781

**MINNESOTA****Representative**

HMR Incorporated  
9065 Lyndale Ave.  
Minneapolis, MN 55420-3520  
Phone - 612-888-2122  
FAX - 612-884-4768

**Distributors**

Anthem Electronics Inc.  
7646 Golden Triangle Dr.  
Eden Prairie, MN 55344  
Phone - 612-944-5454  
FAX - 612-944-3045

Hall-Mark Electronics Corporation  
10300 Valley View Road, Suite 101  
Eden Prairie, MN 55343  
Phone - 612-941-2600  
FAX - 612-941-5778

Pioneer Standard  
7625 Golden Triangle Dr.  
Eden Prairie, MN 55344  
Phone - 612-944-3355  
FAX - 612-944-3794

**Military Distributors**

Zeus Components, Inc.  
100 Midland Ave.  
Port Chester, NY 10573  
Phone - 914-937-7400  
FAX - 914-937-2553

Zeus Components, Inc.  
2912 Springboro West, Suite 106  
Dayton, OH 45439  
Phone - 513-293-6162  
FAX - 513-293-1781

**MISSISSIPPI****Representative**

Southeast Technical Group  
Route 10, Box 368  
Meridian, MS 39301  
Phone - 601-485-7055  
FAX - 601-485-7063

**Distributors**

Hall-Mark Electronics Corporation  
4890 University Square  
Business Center, Suite 1  
Huntsville, AL 35816  
Phone - 205-837-8700  
FAX - 205-830-2565

Pioneer Technologies  
4835 University Square, Suite #5  
Huntsville, AL 35816  
Phone - 205-837-9300  
FAX - 205-837-9358

**Military Distributor**

Zeus Components, Inc.  
1800 N. Glenville, Suite 120  
Richardson, TX 75081  
Phone - 214-783-7010  
FAX - 214-234-4385

**MISSOURI****Representative**

Advanced Technical Sales  
13755 St. Charles Rock Road  
Bridgeton, MO 63044  
Phone - 314-291-5003  
FAX - 314-291-7958

**Distributors**

Hall-Mark Electronics Corporation  
3783 Rider Trail S.  
Earth City, MO 63045  
Phone - 314-291-5350  
FAX - 314-291-0362

Pioneer Standard  
2029 Woodland Pkwy. #101  
St Louis, MO 63146  
Phone - 314-432-4350  
FAX - 314-432-4854

**Military Distributor**

Zeus Components, Inc.  
1800 N. Glenville, Suite 120  
Richardson, TX 75081  
Phone - 214-783-7010  
FAX - 214-234-4385

**MONTANA****Military Distributor**

Zeus Components, Inc.  
6276 San Ignacio Ave., Suite E  
San Jose, CA 95119  
Phone - 408-629-4789  
FAX - 408-629-4892

**NEBRASKA****Representative**

Advanced Technical Sales  
601 N. Mur-Len, Suite 8  
Olathe, KS 66062  
Phone - 913-782-8702  
FAX - 913-782-8641

**Distributors**

Hall-Mark Electronics Corporation  
10809 Lakeview Dr.  
Lenexa, KS 66215  
Phone - 913-888-4747  
FAX - 913-888-0523

Wyle Laboratories  
451 E. 124th Street  
Thornton, CO 80241  
Phone - 303-457-9953  
FAX - 303-457-4831

**Military Distributor**

Zeus Components, Inc.  
1800 N. Glenville, Suite 120  
Richardson, TX 75081  
Phone - 214-783-7010  
FAX - 214-234-4385

**NEVADA****Representative**

Bay Area Electronics Sales, Inc  
2001 Gateway Pl., Suite 315  
San Jose, CA 95110  
Phone - 408-452-8133  
FAX - 408-452-8139

**Distributors**

Anthem Electronics Incorporated  
580 Menlo Dr., Suite 8  
Rocklin, CA 95677  
Phone - 916-624-9744  
FAX - 916-624-9750

Hall-Mark Electronics Corporation  
580 Menlo Dr., Suite 2  
Rocklin, CA 95677  
Phone - 916-624-9781  
FAX - 916-961-0922

Wyle Laboratories  
2951 Sunrise Blvd., Suite 175  
Rancho Cordova, CA 95742  
Phone - 916-638-5282  
FAX - 916-638-1491

**Military Distributors**

JAN Devices, Inc.  
44 Cochrane St.  
Melrose, MA 02176  
Phone - 617-662-3901  
FAX - 617-662-0837

Zeus Components, Inc.  
6276 San Ignacio Ave., Suite E  
San Jose, CA 95119  
Phone - 408-629-4789  
FAX - 408-629-4892

**NEW HAMPSHIRE****Representative**

Advanced Tech Sales Incorporated  
348 Park Street, Suite 102  
North Reading, MA 01864  
Phone - 508-664-0888  
FAX - 508-664-5503

**Distributors**

Anthem Electronics  
36 Jonspin Road  
Wilmington, MA 01887  
Phone - 508-657-5170  
FAX - 508-657-6008

Hall-Mark Electronics Corporation  
Pinehurst Park, 6 Cook Street  
Billerica, MA 01821  
Phone - 617-935-9777  
FAX - 617-667-4129

Pioneer Standard  
44 Hartwell Ave.  
Lexington, MA 02173  
Phone - 617-861-9200  
FAX - 617-863-1547

**Military Distributor**

Zeus Components, Inc.  
11 Lakeside Office Park  
607 North Ave.  
Wakefield, MA 01880  
Phone - 617-246-8200  
FAX - 617-246-8293

**NEW JERSEY****Representative**

Omega Electronics  
2655 Interplex Dr., Suite 104  
Trevose, PA 19047  
Phone - 215-244-4000  
FAX - 215-244-4104

**Distributors**

Anthem Electronics  
26 Chapin Road, Unit K  
Pine Brook, NJ 07058  
Phone - 201-227-7960  
FAX - 201-227-9246

Hall-Mark Electronics Corporation  
Moorestown West Corporate Center  
225 Executive Dr., Flex XI  
Moorestown, NJ 08057  
Phone - 609-235-1900  
FAX - 609-235-3381

Hall-Mark Electronics Corporation  
200 Lanidex Plaza  
Parsippany, NJ 07054  
Phone - 201-515-3000  
FAX - 201-515-4475

Pioneer Standard  
14A Madison Road  
Fairfield, NJ 07006  
Phone - 201-575-3510  
FAX - 201-575-3454

**Military Distributors**

Zeus Components, Inc.  
100 Midland Ave.  
Port Chester, NY 10573  
Phone - 914-937-7400  
FAX - 914-937-2553

Zeus Components, Inc.  
8930-A Route 108  
Columbia, MD 21045  
Phone - 301-997-1118  
FAX - 301-964-9784

**NEW MEXICO****Representative**

Quatra Associates Incorporated  
600 Autumnwood Pl., S.E.  
Albuquerque, NM 87123  
Phone - 505-296-6781  
FAX - 505-292-2092

**Distributors**

Anthem Electronics Inc.  
1555 W. 10th Pl., Suite #101  
Tempe, AZ 85281  
Phone - 602-966-6600  
FAX - 602-966-4826

Hall-Mark Electronics Corporation  
4637 S. 36th Place  
Phoenix, AZ 85040  
Phone - 602-437-1200  
FAX - 602-437-2348

Wyle Laboratories  
4141 E. Raymond St., Suite #1  
Phoenix, AZ 85040  
Phone - 602-437-2088  
FAX - 602-437-2124

**Military Distributors**

JAN Devices, Inc.  
6925 Canby, Bldg. 109  
Reseda, CA 91335  
Phone - 818-708-1100  
FAX - 818-708-7436

Zeus Components, Inc.  
6276 San Ignacio Ave., Suite E  
San Jose, CA 95119  
Phone - 408-629-4789  
FAX - 408-629-4892

**NEW YORK****Representatives**

Electra Sales Corporation  
3000 Winston Road S., Bldg. E  
Rochester, NY 14623  
Phone - 716-427-7860  
FAX - 716-427-0614

Electra Sales Corporation  
1 Alder Dr.  
East Syracuse, NY 13057  
Phone - 315-463-1248  
FAX - 315-463-1717

Parallax, Inc.  
734 Walt Whitman Road  
Melville, NY 11747  
Phone - 516-351-1000  
FAX - 516-351-1606

**Distributors**

Anthem Electronics-Military  
47 Mall Dr.  
Commack, NY 11725-5703  
Phone - 516-864-6600  
FAX - 516-493-2244

Hall-Mark Electronics Corporation  
6605 Pittsford - Palmyra Road, Suite E8  
Fairport, NY 14450  
Phone - 716-425-3300  
FAX - 716-425-7195

Hall-Mark Electronics Corporation  
101 Comac St.  
Ronkonkoma, NY 11779  
Phone - 516-737-0600  
FAX - 516-737-0838

MAST Distributors, Inc.  
710-2 Union Pkwy.  
Ronkonkoma, NY 11779  
Phone - 516-471-4422  
FAX - 516-471-2040

Pioneer Standard  
68 Corporate Dr.  
Binghamton, NY 13904  
Phone - 607-722-9300  
FAX - 607-722-9562

Pioneer Standard  
840 Fairport Park  
Fairport, NY 14450  
Phone - 716-381-7070  
FAX - 716-381-5955

Pioneer Standard  
60 Crossways Park West  
Woodbury, NY 11797  
Phone - 516-921-8700  
FAX - 516-921-2143

**Military Distributors**

Zeus Components, Inc.  
100 Midland Ave.  
Port Chester, NY 10573  
Phone - 914-937-7400  
FAX - 914-937-2553

Zeus Components, Inc.  
2110 Smithtown Ave.  
Ronkonkoma, L.I., NY 11779  
Phone - 516-737-4500  
FAX - 516-737-4520

Zeus Components, Inc.  
2912 Springboro West, Suite 106  
Dayton, OH 45439  
Phone - 513-293-6162  
FAX - 513-293-1781

**NORTH CAROLINA****Representative**

Southeast Technical Group  
700 N. Arendell Ave.  
Zebulon, NC 27597  
Phone - 919-269-5589  
FAX - 919-269-5670

**Distributors**

Hall-Mark Electronics Corporation  
5234 Green's Dairy Road  
Raleigh, NC 27604  
Phone - 919-872-0712  
FAX - 919-878-8729

Pioneer Technologies  
9401L Southern Pine Blvd.  
Charlotte, NC 28210  
Phone - 704-526-8188  
FAX - 704-522-8564

Pioneer Electronics  
2810 Meridian Pkwy., #148  
Durham, NC 27708  
Phone - 919-544-5400  
FAX - 919-544-5885

**Military Distributor**

Zeus Components, Inc.  
8930-A Route 108  
Columbia, MD 21045  
Phone - 301-997-1118  
FAX - 301-964-9784

**NORTH DAKOTA****Representative**

HMR Incorporated  
9065 Lyndale Ave. South  
Minneapolis, MN 55420-3520  
Phone - 612-888-2122  
FAX - 612-884-4768

**Distributors**

Anthem Electronics Incorporated  
7646 Golden Triangle Dr.  
Eden Prairie, MN 55344  
Phone - 612-944-5454  
FAX - 612-944-3045

Hall-Mark Electronics Corporation  
10300 Valley View Road, Suite 101  
Eden Prairie, MN 55344  
Phone - 612-941-2600  
FAX - 612-941-5778

Pioneer Standard  
7625 Golden Triangle Dr.  
Eden Prairie, MN 55344  
Phone - 612-944-3355  
FAX - 612-944-3794

**Military Distributors**

Zeus Components, Inc.  
100 Midland Ave.  
Port Chester, NY 10573  
Phone - 914-937-7400  
FAX - 914-937-2553

Zeus Components, Inc.  
2912 Springboro West, Suite 106  
Dayton, OH 45439  
Phone - 513-293-6162  
FAX - 513-293-1781

**OHIO****Representatives**

Scott Electronics, Inc.  
Corporate Headquarters  
3131 S. Dixie Dr., Suite 200  
Dayton, OH 45439-2223  
Phone - 513-294-0539  
FAX - 513-294-4769

Scott Electronics, Inc.  
360 Alpha Park  
Cleveland OH 44143-2240  
Phone - 216-473-5050  
FAX - 216-473-5055

Scott Electronics, Inc.  
916 Eastwind Dr.  
Westerville, OH 43081-3379  
Phone - 614-882-6100  
FAX - 614-882-0900

Scott Electronics, Inc.  
10901 Reed-Hartman Hwy., Suite 301  
Cincinnati, OH 45242-2821  
Phone - 513-791-2513  
FAX - 513-791-8059

**Distributors**

Hall-Mark Electronics Corporation  
5821 Harper Road  
Solon, OH 44139  
Phone - 216-349-4632  
FAX - 216-248-4803

Hall-Mark Electronics Corporation  
400 E. Wilson Bridge Road, Suite S  
Worthington, OH 43085  
Phone - 614-888-3313  
FAX - 614-888-0767

Pioneer Standard  
4800 E 131st Street  
Cleveland, OH 44105  
Phone - 216-587-3600  
FAX - 216-587-3906

Pioneer Standard  
4433 Interpoint Blvd.  
Dayton, OH 45424  
Phone - 513-236-9900  
FAX - 513-236-8133

Pioneer Standard  
5440 Naiman Pkwy.  
Solon, OH 44139  
Phone - 216-349-1300  
FAX - 216-349-0754

**Military Distributors**

Zeus Components, Inc.  
100 Midland Ave.  
Port Chester, NY 10573  
Phone - 914-937-7400  
FAX - 914-937-2553

Zeus Components, Inc.  
2912 Springboro West, Suite 106  
Dayton, OH 45439  
Phone - 513-293-6162  
FAX - 513-293-1781

**OKLAHOMA****Representative**

Nova Marketing Incorporated  
4924 S. Memorial, Suite 1339  
Tulsa, OK 74145  
Phone - 918-660-5105  
FAX - 918-665-3815

**Distributor**

Hall-Mark Electronics Corporation  
5411 S. 125th East Ave., #305  
Tulsa, OK 74146  
Phone - 918-254-6110  
FAX - 918-254-6207

**Military Distributor**

Zeus Components, Inc.  
1800 N. Glenville, Suite 120  
Richardson, TX 75081  
Phone - 214-783-7010  
FAX - 214-234-4385

**OREGON****Representative**

Northwest Marketing Associates  
6975 S.W. Sandburg Road, Suite 330  
Portland, OR 97223  
Phone - 503-620-0441  
FAX - 503-684-2541

**Distributors**

Anthem Electronics Incorporated  
9090 S.W. Gemini Dr.  
Beaverton, OR 97005  
Phone - 503-643-1114  
FAX - 503-626-7928

Wyle Laboratories  
9640 S.W. Sunshine Ct., Suite 200  
Beaverton, OR 97005  
Phone - 503-643-7900  
FAX - 503-646-5466

**Military Distributors**

JAN Devices, Inc.  
6925 Canby, Bldg. 109  
Reseda, CA 91335  
Phone - 818-708-1100  
FAX - 818-708-7436

Zeus Components, Inc.  
6276 San Ignacio Ave., Suite E  
San Jose, CA 95119  
Phone - 408-629-4789  
FAX - 408-629-4892

**PENNSYLVANIA****Representatives**

Omega Electronic Sales Incorporated  
2655 Interplex Dr., #104  
Trevose, PA 19047  
Phone - 215-244-4000  
FAX - 215-244-4104

Scott Electronics, Inc. (W. PA)  
360 Alpha Park  
Cleveland, OH 44143-2240  
Phone - 216-473-5050  
FAX - 216-473-5055

**Distributors**

Anthem Electronics, Inc.  
101 Rock Road  
Horsham, PA 19044  
Phone - 215-443-5150  
FAX - 215-675-9875

Hall-Mark Electronics Corporation  
Moorestown W. Corporate Center  
225 Executive Dr., Flex XI  
Moorestown, NJ 08057  
Phone - 609-235-1900  
FAX - 609-235-3381

Hall-Mark Electronics Corporation (W. PA)  
5821 Harper Road  
Solon, OH 44139  
Phone - 216-349-4632  
FAX - 216-248-4803

Pioneer Technologies  
261 Gibraltar Road  
Horsham, PA 19044  
Phone - 215-674-4000  
FAX - 215-674-3107

Pioneer Technologies (W. PA)  
259 Kappa Dr.  
Pittsburgh, PA 15238  
Phone - 412-782-2300  
FAX - 412-963-8255

**Military Distributors**

Zeus Components, Inc.  
100 Midland Ave.  
Port Chester, NY 10573  
Phone - 914-937-7400  
FAX - 914-937-2553

Zeus Components, Inc.  
2912 Springboro West, Suite 106  
Dayton, OH 45439  
Phone - 513-293-6162  
FAX - 513-293-1781

**RHODE ISLAND****Representative**

Advanced Tech Sales Incorporated  
348 Park Street, Suite 102  
North Reading, MA 01864  
Phone - 508-664-0888  
FAX - 508-664-5503

**Distributors**

Anthem Electronics  
61 Mattatuck Heights  
Waterbury, CT 06705  
Phone - 203-575-1575  
FAX - 203-596-3232

Hall-Mark Electronics Corporation  
615 W. Johnson Ave., Bldg. 3  
Cheshire, CT 06410  
Phone - 203-271-2844  
FAX - 203-272-1704

Pioneer Standard  
112 Main Street  
Norwalk, CT 06851  
Phone - 203-853-1515  
FAX - 203-838-9901

**Military Distributor**

Zeus Components, Inc.  
11 Lakeside Office Park  
607 North Ave.  
Wakefield, MA 01880  
Phone - 617-246-8200  
FAX - 617-246-8293

**SOUTH CAROLINA****Representative**

Southeast Technical Group  
700 N. Arendell Ave.  
Zebulon, NC 27597  
Phone - 919-269-5589  
FAX - 919-269-5670

**Distributor**

Pioneer Technologies  
9401 L. Southern Pine Blvd.  
Charlotte, NC 28210  
Phone - 704-526-8188  
FAX - 704-522-8564

**Military Distributor**

Zeus Components, Inc.  
1750 W. Broadway, Suite 114  
Oviedo, FL 32765  
Phone - 407-365-3000  
FAX - 407-365-2356

**SOUTH DAKOTA****Representative**

HMR Incorporated  
9065 Lyndale Ave.  
Minneapolis, MN 55420-3520  
Phone - 612-888-2122  
FAX - 612-884-4768

**Distributors**

Anthem Electronics Incorporated  
7646 Golden Triangle Dr.  
Eden Prairie, MN 55344  
Phone - 612-944-5454  
FAX - 612-944-3045

Hall-Mark Electronics Corporation  
10300 Valley View Road, Suite 101  
Eden Prairie, MN 55343  
Phone - 612-941-2600  
FAX - 612-941-5778

Pioneer Standard  
7625 Golden Triangle Dr.  
Eden Prairie, MN 55344  
Phone - 612-944-3355  
FAX - 612-944-3794

**Military Distributors**

Zeus Components, Inc.  
100 Midland Ave.  
Port Chester, NY 10573  
Phone - 914-937-7400  
FAX - 914-937-2553

Zeus Components, Inc.  
2912 Springboro West, Suite 106  
Dayton, OH 45439  
Phone - 513-293-6162  
FAX - 513-293-1781

**TENNESSEE****Representative**

Southeast Technical Group  
700 N. Arendell Ave.  
Zebulon, NC 27597  
Phone - 919-269-5589  
FAX - 919-269-5670

**Distributors**

Hall-Mark Electronics Corporation  
4890 University Square  
Business Center, Suite 1  
Huntsville, AL 35816  
Phone - 205-837-8700  
FAX - 205-830-2565

Pioneer Technologies  
4825 University Square, #5  
Huntsville, AL 35816  
Phone - 205-837-9300  
FAX - 205-837-9358

**Military Distributor**

Zeus Components, Inc.  
8930-A Route 108  
Columbia, MD 21045  
Phone - 301-997-1118  
FAX - 301-964-9784

**TEXAS****Representatives**

Nova Marketing Incorporated  
8350 Meadow Road, Suite 174  
Dallas, TX 75231  
Phone - 214-750-6082  
FAX - 214-750-6068

Nova Marketing Incorporated  
9207 Country Creek #206  
Houston, TX 77036  
Phone - 713-988-6082  
FAX - 713-774-1014

Nova Marketing Incorporated  
8310 Capitol  
Texas Highway North, #180  
Austin, TX 78731  
Phone - 512-343-2321  
FAX - 512-343-2487

**Distributors**

Anthem Electronics, Inc.  
651 N. Plano Road, Suite 429  
Richardson, TX 75081  
Phone - 214-238-7100  
FAX - 214-238-0237

Hall-Mark Electronics Corporation  
12211 Technology Blvd.  
Austin, TX 78727  
Phone - 512-258-8848  
FAX - 512-258-3777

Hall-Mark Electronics Corporation  
11333 Pagemill Road  
Dallas, TX 75243  
Phone - 214-343-5000  
FAX - 214-343-5851

Hall-Mark Electronics Corporation  
11420 Pagemill Road  
Dallas, TX 75243  
Phone - 214-553-4300  
FAX - 214-343-5988

Hall-Mark Electronics Corporation  
8000 Westglen  
Houston, TX 77063  
Phone - 713-781-6100  
FAX - 713-953-8420

Pioneer Standard  
1826 Kramer Lane, Suite D  
Austin, TX 78758  
Phone - 512-835-4000  
FAX - 512-835-9829

Pioneer Electronics  
13710 Omega Road  
Dallas, TX 75234  
Phone - 214-386-7300  
FAX - 214-490-6419

Pioneer Standard  
10530 Rockley Road, Suite 100  
Houston, TX 77099  
Phone - 713-495-4700  
FAX - 713-495-5642

Wyle Laboratories  
4030 W. Braker, Suite 330  
Austin, TX 78759  
Phone - 512-345-8853  
FAX - 512-834-0981

Wyle Laboratories  
1810 N. Greenville Ave.  
Richardson, TX 75081  
Phone - 214-235-9953  
FAX - 214-644-5064

Wyle Laboratories  
11001 S. Wilcrest, Suite 100  
Houston, TX 77099  
Phone - 713-879-9953  
FAX - 713-879-6540

**Military Distributor**

Zeus Components, Inc.  
1800 N. Glenville, Suite 120  
Richardson, TX 75081  
Phone - 214-783-7010  
FAX - 214-234-4385

**UTAH****Representative**

Wescom Marketing  
3500 S. Main, Suite 100  
Salt Lake City, UT 84115  
Phone - 801-269-0419  
FAX - 801-269-0665

**Distributors**

Anthem Electronics Incorporated  
1279 West 2200 South  
Salt Lake City, UT 84119  
Phone - 801-973-8555  
FAX - 801-973-8909

Wyle Laboratories  
1325 West 2200 South, Suite E  
Salt Lake City, UT 84119  
Phone - 801-974-9953  
FAX - 801-972-2524

**Military Distributors**

JAN Devices, Inc.  
6925 Canby, Bldg. 109  
Reseda, CA 91335  
Phone - 818-708-1100  
FAX - 818-708-7436

Zeus Components, Inc.  
6276 San Ignacio Ave., Suite E  
San Jose, CA 95119  
Phone - 408-629-4789  
FAX - 408-629-4892

**VERMONT****Representative**

Advanced Tech Sales Incorporated  
348 Park Street, Suite 102  
North Reading, MA 01864  
Phone - 508-664-0888  
FAX - 508-664-5503

**Distributors**

Anthem Electronics  
36 Jonspin Road  
Wilmington, MA 01887  
Phone - 508-657-5170  
FAX - 508-657-6008

Hall-Mark Electronics Corporation  
Pinehurst Park, 6 Cook Street  
Billerica, MA 01821  
Phone - 617-935-9777  
FAX - 617-667-4129

Pioneer Standard  
44 Hartwell Ave.  
Lexington, MA 02173  
Phone - 617-861-9200  
FAX - 617-863-1547

**Military Distributor**

Zeus Components, Inc.  
11 Lakeside Office Park  
607 North Ave.  
Wakefield, MA 01880  
Phone - 617-246-8200  
FAX - 617-246-8293

**VIRGINIA****Representative**

Electronic Engineering & Sales, Inc.  
235 Prince George Street  
Annapolis, MD 21401  
Phone - 301-269-6573  
FAX - 301-269-6476

**Distributors**

Anthem Electronics  
9020A Mendenhall Court  
Columbia, MD 21045  
Phone - 301-995-6640  
FAX - 301-381-4379

Hall-Mark Electronics Corporation  
10240 Old Columbia Road  
Columbia, MD 21046  
Phone - 301-988-9800  
FAX - 301-381-2036

Pioneer Technologies  
15810 Gaither Dr.  
Gaithersburg, MD 20877  
Phone - 301-921-0660  
FAX - 301-921-3852

**Military Distributor**

Zeus Components, Inc.  
8930-A Route 108  
Columbia, MD 21045  
Phone - 301-997-1118  
FAX - 301-964-9784

**WASHINGTON****Representative**

Northwest Marketing Associates, Inc.  
12835 Bel-Red Road, Suite 330  
Bellevue, WA 98005  
Phone - 206-455-5846  
FAX - 206-451-1130

**Distributors**

Anthem Electronics Incorporated  
19017-120th Ave. N.E., Suite 102  
Bothell, WA 98011  
Phone - 206-483-1700  
FAX - 206-486-0571

Hall-Mark Electronics Corporation  
250 N.W. 39th, Suite #4  
Seattle, WA 98107  
Phone - 206-547-0415  
FAX - 314-291-0362

Wyle Laboratories  
15385 N.E. 90th Street  
Redmond, WA 98052-3522  
Phone - 206-881-1150  
FAX - 206-453-0071

**Military Distributors**

JAN Devices, Inc.  
6925 Canby, Bldg. 109  
Reseda, CA 91335  
Phone - 818-708-1100  
FAX - 818-708-7436

Zeus Components, Inc.  
6276 San Ignacio Ave., Suite E  
San Jose, CA 95119  
Phone - 408-629-4789  
FAX - 408-629-4892

**WEST VIRGINIA****Representative**

Scott Electronics, Inc.  
916 Eastwind Dr.  
Westerville, OH 43081-3379  
Phone - 614-882-6100  
FAX - 614-882-0900

**Distributor**

Hall-Mark Electronics Corporation  
400 E Wilson Bridge Road, Suite S  
Worthington, OH 43085  
Phone - 614-888-3313  
FAX - 614-888-0767

**Military Distributor**

Zeus Components, Inc.  
8930-A Route 108  
Columbia, MD 21045  
Phone - 301-997-1118  
FAX - 301-964-9784

**WISCONSIN****Representative**

Industrial Representatives, Inc.  
16745 W. Blue Mount Road, Suite 340  
Brookfield, WI 53005  
Phone - 414-789-9393  
FAX - 414-789-9272

**Distributors**

Hall-Mark Electronics Corporation  
16255 W. Lincoln Ave.  
New Berlin, WI 53151  
Phone - 414-797-7844  
FAX - 414-797-9259

Pioneer Standard  
120 Bishops Way, #163  
Brookfield, WI 53005  
Phone - 414-784-3480  
FAX - 414-784-8207

**Military Distributors**

Zeus Components, Inc.  
100 Midland Ave.  
Port Chester, NY 10573  
Phone - 914-937-7400  
FAX - 914-937-2553

Zeus Components, Inc.  
2912 Springboro West, Suite 106  
Dayton, OH 45439  
Phone - 513-293-6162  
FAX - 513-293-1781

**WYOMING****Representative**

Wescom Marketing  
3500 S. Main, Suite 100  
Salt Lake City, UT 84115  
Phone - 801-269-0419  
FAX - 801-269-0665

**Distributors**

Anthem Electronics Incorporated  
1279 West 2200 South  
Salt Lake City, UT 84119  
Phone - 801-973-8555  
FAX - 801-973-8909

Wyle Laboratories  
1325 West 2200 South, Suite E  
Salt Lake City, UT 84119  
Phone - 801-974-9953  
FAX - 801-972-2524

**Military Distributors**

JAN Devices, Inc.  
6925 Canby, Bldg. 109  
Reseda, CA 91335  
Phone - 818-708-1100  
FAX - 818-708-7436

Zeus Components, Inc.  
6276 San Ignacio Ave., Suite E  
San Jose, CA 95119  
Phone - 408-629-4789  
FAX - 408-629-4892

**AUSTRALIA****Representative**

Reptechnic Pty. Ltd.  
3/36 Bydown Street  
Neutral Bay NSW 2089  
Australia  
Phone - 612-953-9844  
FAX - 612-953-9683

**AUSTRIA****Representative & Distributor**

Thomas Neuroth Ges. m.b.H.  
Hietzinger Hauptstrasse  
22/A/2  
A-1130 Vienna  
Austria  
Phone - 431-82-56-45  
FAX - 431-82-84-920

**BELGIUM****Representative & Distributor**

MCA - Tronix SPRL  
Parc De Recherches  
Du Sart Tilman  
Ave. Des Noisetiers  
B-4031 Angleur  
Belgium  
Phone - 32-41-67-4208  
FAX - 32-41-67-6331

**FINLAND****Representative & Distributor**

Integrated Electronics OY AB  
Turkhaudantie 1  
P.O. Box 160  
SF-00700 Helsinki  
Finland  
Phone - 358-0-351-3133  
FAX - 358-0-351-3134

**FRANCE****Representative**

Rep'Tronic, SA  
1 Bis, Rue Marcel Paul  
Batiment A  
Z.I. De La Bonde  
91300 Massy  
Phone - 33-1-60-13-9300  
FAX - 33-1-60-13-9198

**Distributors**

LEX Electronics SA  
73-79 Rue Des Gemeaux  
Silic 580  
94653 Rungis Cedex  
France  
Phone - 33-1-49-78-4848  
FAX - 33-1-49-78-0699

Paris Sud Electronique Composants  
12, rue Rene Cassin  
91300 Massy  
France  
Phone - 33-1-69-20-6699  
FAX - 33-1-69-20-7532

RTF Diffusion  
79 Rue Pierre Semard  
92320 Chatillon  
France  
Phone - 1-49-65-2600  
FAX - 1-49-65-2649

**GERMANY****Representative**

Micron Technology (U.K.) Ltd.  
Niederlassung Deutschland  
Marsstrasse 3  
D-8011 Aschheim  
Germany  
Phone - 49-89-903-0021  
FAX - 49-89-904-3114

**Representatives & Distributors**

EBV Elektronik  
Hans-Pinsel-Str. 4  
D-8013 Haar b. Muehen  
Germany  
Phone - 89-4-60-96-255  
FAX - 89-46-44-88

Neumuller Gmer  
EskhenstraBe 2  
Postfach 1250  
D-8028 Taufkirchen  
Munchen  
Germany  
Phone - 49-89-612-08227  
FAX - 49-89-612-2680

**Distributor**

Metronik Kompetenz (in Halbeitem)  
Leonhardsweg 2  
8025 Unterhaching b.  
Munich  
Germany  
Phone - 49-89-611-08-0  
FAX - 49-89-611-22-46

**HONG KONG****Representatives**

Lestina International Ltd.  
Rm 405, Park Tower  
15 Austin Rd  
Tsimshatsui  
Hong Kong  
Phone - 852-735-1736  
FAX - 852-730-7538

Micron Technology (Hong Kong)  
Apt. A, 15/F  
Block 3  
Pacific View  
38 Tai Tam Road  
Hong Kong

**INDIA****Distributor**

Silicon Electronics  
3350 Scott Blvd., Suite 1201  
Santa Clara, CA 95054  
Phone - 408-988-4408  
FAX - 408-988-4431

**INDONESIA****Representative**

Desner Electronics  
(FE) Ltd.  
42 Mactaggart Road  
#04-01 Mactaggart Bldg.  
Republic of Singapore, 1336  
Phone - 65-285-1566  
FAX - 65-284-9466

**IRELAND****Representative**

New England Technical Sales  
The Diamond  
Malahide County Dublin  
Republic of Ireland  
Phone - 353-1-450635  
FAX - 353-1-453625

**Distributor**

Lyco, Ltd.  
Estuary House  
New Street  
Malahide, Dublin  
Ireland  
Phone - 353-1-452-020  
FAX - 353-1-451-741

**ISRAEL****Representative & Distributor**

Rapac Electronics, Ltd.  
Mailing Address:  
P.O. Box 18053  
Tel Aviv, Israel 61180  
Office Address:  
#7, Kehilat Saloniki Street  
Tel Aviv, Israel 69513  
Phone - 972-3-477115  
FAX - 972-3-493272

**ITALY****Representative & Distributor**

Moxel S.R.L.  
Via C Frova 34  
20092 Cinisello Balsamo (MI)  
Italy  
Phone - 39-261-290521  
FAX - 39-261-72582

**Distributor**

EUR Elettronica S.p.A.  
20094 Assago (MI)  
Sede: Via E. Fermi, 8  
Partita IVA 00883800153  
Italy  
Phone - 02-4880022  
FAX - 02-4880275

**JAPAN****Distributor**

Sanyo Electronic Co., Ltd.  
Natsume Bldg., 4th Floor  
18-6, 2-Chome, Yushima  
Bunkyo-Ku, Tokyo 113  
Japan  
Phone - 81-3-3818-4430  
FAX - 81-3-3818-1124

**KOREA****Representative**

Anam Semiconductor  
3rd Floor, Yoowha Bldg.  
995-16, Daechi-Dong  
Gangnam-Ku, Seoul  
Korea  
Phone - 822-553-2997  
FAX - 822-553-2998

**THE NETHERLANDS****Distributor**

Microtron  
Postbus 188  
1243 ZK's Graveland  
The Netherlands  
Phone - 31-35-61834  
FAX - 31-35-62709  
Shipping Address:  
Meenthof 18  
NL-1241 CP Kortenhoef  
The Netherlands

**NEW ZEALAND****Representative**

Reptechnic  
3/36 Bydown Street  
Neutral Bay, NSW 2089  
Australia  
Phone - 612-953-9844  
FAX - 612-953-9683

**NORWAY****Representative & Distributor**

BIT Elektronikk AS  
Postboks 36  
3401 Lier  
Lierbyen, Norway  
Phone - 47-3-847099  
FAX - 47-3-845510

**PHILLIPINES****Representative**

Desner Electronics  
(FE) Ltd.  
42 Mactaggart Road  
#04-01 Mactaggart Bldg.  
Republic of Singapore, 1336  
Phone - 65-285-1566  
FAX - 65-284-9466

**PORTUGAL****Representative & Distributor**

ATD Electronica LDA.  
Rua Dr. Faria De  
Vasconcelos, 3A  
1900 Lisboa  
Portugal  
Phone - 351-1-847-2196  
FAX - 351-1-847-2197

**SCOTLAND****Representative**

Micron Technology (U.K.) Ltd.  
Crompton Way  
North Newmoor Industrial Estate  
Irvine, Ayrshire, KA11 4DY  
Scotland  
Phone - 44-294-214415  
Fax - 44-294-222162

**SINGAPORE****Representative**

Desner Electronics  
(FE) Ltd.  
42 Mactaggart Road  
#04-01 Mactaggart Bldg.  
Republic of Singapore, 1336  
Phone - 65-285-1566  
FAX - 65-284-9466

**SPAIN****Representative & Distributor**

ATD Electronica, S.A.  
Plaza Cuidad de Viena, 6  
28040 Madrid  
Spain  
Phone - 341-534-4000  
FAX - 341-534-7663

**SWEDEN****Representative**

Gateline AB  
Sadelmakarvagen 9, Box 590  
S-146 00  
Tullinge, Sweden  
Phone - 46-8-778-44-40  
FAX - 46-8-778-87-17

**Representative & Distributor**

IE Komponenter AB  
Box 11 113 S-161 11  
Bromma  
Sweden  
Phone - 46-8-804685  
FAX - 46-8-262286

**SWITZERLAND****Distributor**

Pabstronic AG  
Aarauerstrasse 20  
5200 Brugg  
Switzerland  
Phone - 41-56-41-7957  
FAX - 41-56-41-0792

**TAIWAN, R.O.C.****Representative**

ASEC  
4F, No. 344 Min-Sheng Ed. Road  
Min-Sheng Commercial Bldg.  
Taipei, Taiwan R.O.C.  
Phone - 886-2-505-7025  
FAX - 886-2-501-1524

**UNITED KINGDOM****Representatives**

Micron Technology (U.K.) Ltd.  
European Office  
Centennial Court  
Easthampstead Road  
Bracknell  
Berkshire RG12 1JA  
Phone - 44-344-360055  
FAX - 44-344-869504

Rep A Tec Ltd.  
Saville Court, Saville Place,  
Clifton, Bristol BS8 4EJ  
United Kingdom  
Phone - 44-272-237-594  
FAX - 44-272-237-598

Rep A Tec Ltd.  
22, Four Oaks Road  
Sutton Coldfield  
West Midlands, B74 2TJ  
United Kingdom  
Phone - 44-21-308-2521  
FAX - 44-21-308-2521

Rep A Tec Ltd.  
21 Birch Grove, Hook  
Hampshire RG27 ORH  
United Kingdom  
Phone - 44-256-762-568  
FAX - 44-256-760-154

Rep A Tec Ltd.  
14 Montgomery Way  
Kinross, Tayside KY13DU  
United Kingdom  
Phone - 44-577-64550  
FAX - 44-577-63230

**Distributors**

Abacus Electronics Holdings Ltd.  
Abacus House, Bone Lane  
Newbury, Berkshire RG14 5SF  
United Kingdom  
Phone - 44-635-36222  
FAX - 44-635-38432

Bytech Computers, Ltd.  
12 A Cedarwood  
Chineham Business Park  
Crockford Lane, Basingstoke  
Hampshire, RG24 OWD  
United Kingdom  
Phone - 44-256-707-107  
FAX - 44-256-707-162

Thame Components, Ltd.  
Thame Park Road  
Thame, Oxon, OX9 3UQ  
United Kingdom  
Phone - 44-84-426-1188  
FAX - 44-84-426-1681

## NOTES

## NOTES

## NOTES

## NOTES

## NOTES

3

## NOTES

---

<b>STATIC RAMS .....</b>	<b>1</b>
<b>SYNCHRONOUS SRAMS.....</b>	<b>2</b>
<b>SRAM MODULES .....</b>	<b>3</b>
<b>CACHE DATA/LATCHED SRAMS .....</b>	<b>4</b>
<b>FIFO MEMORIES .....</b>	<b>5</b>
<b>APPLICATION/TECHNICAL NOTES .....</b>	<b>6</b>
<b>PRODUCT RELIABILITY .....</b>	<b>7</b>
<b>PACKAGE INFORMATION .....</b>	<b>8</b>
<b>SALES INFORMATION .....</b>	<b>9</b>

---

---

<b>1</b>	.....	<b>STATIC RAMS</b>
<b>2</b>	.....	<b>SYNCHRONOUS SRAMS</b>
<b>3</b>	.....	<b>SRAM MODULES</b>
<b>4</b>	.....	<b>CACHE DATA/LATCHED SRAMS</b>
<b>5</b>	.....	<b>FIFO MEMORIES</b>
<b>6</b>	.....	<b>APPLICATION/TECHNICAL NOTES</b>
<b>7</b>	.....	<b>PRODUCT RELIABILITY</b>
<b>8</b>	.....	<b>PACKAGE INFORMATION</b>
<b>9</b>	.....	<b>SALES INFORMATION</b>

---